DCT64 integration - recursive Skew bank and existing downstream stages

Existing dct64_serial input/output control and sticky overflow registers are shown explicitly; submodule datapaths retain their separate pages.



The controller drains out_valid/out_tag, without a fixed core-latency assumption. No-stall DCT64 first output: 165 -> 172 cycles in the unit test.