C64 post-add - registered selection, compensation and output

c64_8_postadd_serial: three stages, II=1 under advance. Fixed >>>14 truncation and signed wrap are preserved.



e0=advance & ~START & issue_valid; e1=advance & ~START & valid_s0; e2=advance & ~START & valid_s1; ctrl_en=advance | (ED & START).

START clears valid only; shown CLR pins follow RTL reset behavior. No rounding bias or saturation. Payload a/b/product registers have no reset.