

AXI DMA - Test Plan								
Test ID	Feature	Test Name	Description	Input Stimulus	Expected	Checking Procedure	Status	Comments/Screenshots
1	Reset	reset_test	When reset is asserted, the DMA Core is resetted and no read or write operation can happen unless configured.	Apply clock; axi_resetrn = 0;  Execute Read_status Sequence	DMA core should read default values for S2MMSR and DMASR Registers. The read value should be 'h1 indicating both channels halted.	Checkers in register Sequences can validate the reset state of the DMA Core. Can also be confirm via waveform.	Pass	
Independent Operation								
2	MM2S Enable	mm2s_enable_test	Enables the Memory Mapped to Stream Read Operation. The dut will start reading from the provided base address and streams the data on the AXI-Stream Interface.	Configure the DMA's internal registers as following:  1. MM2S_DMACR = 32'h11001 2. MM2S_SA = 32'h0 3. MM2S_LENGTH = 32'h80	The DMA should assert <b>arvalid</b> alongwith valid <b>SRC_ADDR</b> to make a read request to AXI Slave Memory.	The signal activity can be monitored from waverform.	Pass	
3	S2MM Enable/Write Test	s2mm_enable_test/write_test	Enables the Stream to Memory Mapped Write Operation. The dut will take stream as input and start writing on the provided base address via AXI-4 Interface.	Configure the DMA's internal registers as following:  1. S2MM_DMACR = 32'h11001 2. S2MM_DA = 32'h0 3. S2MM_LENGTH = 32'h80  4. Start Axis_write Sequence	The DMA should be able to accept the write transactions through <b>tvalid &amp; tready</b> handshake according to AXI-Stream Protocol.	The signal activity can be monitored from waverform.	Pass	
4	MM2S READ	read_test	Activates the Stream for Memory Mapped (MM2S) READ operations and initiates a Read Sequence to obtain the output on Stream. The Read Agent will transfer the data to the scoreboard, which has its internal memory pre-loaded with the same data (as BRAM). The scoreboard will verify each byte received from the DMA against the bytes in our internal memory model, and will report an error if there is any mismatch.	Configure the DMA's internal registers as following:  1. MM2S_DMACR = 32'h11001 2. MM2S_SA = cfg.SRC_ADDR 3. MM2S_LENGTH = cfg.DATA_LENGTH  4. Start Axis_read_sequence	The DMA Should read same data from BRAM satrting form the <b>SRC_ADDR</b> as the data read from Memory Model in our scoreboard.	The scoreboard validates each byte received from the DMA against our memory model reads and generates an error if any mismatch is detected.	Pass	
5	Read After Write Test	raw_test	Enables the Stream to Memory Mapped Write Operation and then writes 128 Bytes to the provided destination address. The write operation is verified by succeeding MM2S Read Operation.	<b>Step 1:</b>  Configure the DMA's internal registers as following: 1. S2MM_DMACR = 32'h11001 2. S2MM_DA = 32'h0 3. S2MM_LENGTH = 32'h80  <b>Step 2:</b> Wait for Axis_write Sequence to Complete.  <b>Step 3:</b> Configure the DMA's internal registers as following: 1. MM2S_DMACR = 32'h11001 2. MM2S_SA = 32'h0 3. MM2S_LENGTH = 32'h80  <b>Step 4:</b> Start the Axis_read_sequence to read 128 Bytes.	The bytes read from the BRAM via the MM2S channel should match the bytes written through the S2MM channel of the AXI DMA.	The results can be verified by comparing the bytes read with the bytes written using the scoreboard. The scoreboard maintains an internal memory that updates with each write operation on the S2MM channel. This memory is then compared with the bytes read through the MM2S channel.	Pass	
4 KB Boundary Protection								
6	4 KB Boundary Protection	boundary_test	The AXI DMA should provide 4 KB address boundary protection (when configured in non-Micro DMA).	<b>Step 1:</b> Set the SRC_ADDR inside config class to be around 4KB boundary so that once the transfer initiates, it has to cross the boundary. In my case, it's 'hFFC.  <b>Step 2:</b> Configure the DMA's internal registers with mm2s_boundary sequence.  <b>Step 3:</b> Start the Axis_read_sequence to read DATA_LENGTH Bytes.	The DMA will automatically map read requests to a 4 KB boundary. It should first create a read request with 1 beat for the bytes below the next address boundary, allowing it to map the subsequent bytes to a 4 KB address boundary (e.g., 0x1000).	This can be verified through the console by reading the next generated address associated with the 16-beat INCR burst operation. It can also be observed from the waveform.	Pass	
Data Re-Alignment								
7	Data Re-Alignment	data_realignment_test	AXI DMA provides byte-level data realignment allowing memory reads and writes starting at any byte offset location.	<b>Step 1:</b> Set the SRC_ADDR inside config class at a random byte that is not aligned on word-size boundary. 'h33, for instance.  <b>Step 2:</b> Configure the DMA for MM2S Read Operation with a defined DATA_LENGTH.  <b>Step 3:</b> Start the Axis_read_sequence to read DATA_LENGTH Bytes.	The DMA should begin reading from the specified byte offset and automatically align them as valid bytes on the AXI-Stream.	The check can be carried out by cross-comparing the DMA's read operation with the memory model in our scoreboard. This verification can also be confirmed through the waveform.	Pass	
AXI4 DATA WIDTHS								
8	32 bits	axi_32_test	AXI DMA has primary AXI4 data width support of 32, 64, 128, 256, 512, and, 1,024 bits				Dropped	
9	64 bits	axi_64_test					Dropped	
10	128 bits	axi_128_test					Dropped	
11	256 bits	axi_256_test					Dropped	
12	512 bits	axi_512_test					Dropped	
13	1024 bits	axi_1024_test					Dropped	
AXI-Stream DATA WIDTHS								
14	8 bits	axis_8_test	AXI DMA has primary AXI4-Stream data width support of 8, 16, 32, 64, 128, 256, 512, and, 1,024 bits				Dropped	
15	16 bits	axis_16_test					Dropped	
16	32 bits	axis_32_test					Dropped	
17	64 bits	axis_64_test					Dropped	
18	128 bits	axis_128_test					Dropped	
19	256 bits	axis_256_test					Dropped	
20	512 bits	axis_512_test					Dropped	
21	1024 bits	axis_1024_test					Dropped	
Interrupt on Completion (IOC)								
22	Read Introut	read_introut_test	DMA asserts <b>mm2s_introut</b> signal on the completion of read transfer when the <b>IOC_IrqEn</b> bit is set/enabled in MM2S_DMACR register. After assertion, write this bit to 1 to clear it (WC Policy)	1. Enable MM2S Read operation. 2. Execute Axis_read_seq 3. Write this value 'h1000 to MM2S_DMASR Register to clear this interrupt signal.	The dma should assert <b>mm2s_introut</b> signal at the end of read transfer. Writing a value of 'h1000 to <b>MM2S_DMASR</b> should de-assert this signal.	Can be validated through RAL Model where writing a value of 'h1000 to MM2S_DMASR should clear the interrupt signal. The written data value can be checked against the expected value in Register Sequence. Can also be confirmed through waveform.	Pass	
						Can be validated through RAL Model where writing a value of		

[illegible]