
# AXI DMA Verification

Status Completed Timing Dec 12, 2024 to Jan 31, 2025

Owners Noman Rafiq

Tech Lead: Hassan Ashraf



# **Table of Contents**

ble of Contents	1
1. Overview:	2
2. Features to Verify:	2
3. Testbench Architecture:	3
3.1 Overview	3
3.2 Components	4
1. Interfaces	4
2. Block RAM (BRAM)	4
3. Test Class	5
4. Environment Class	5
3.3 Detailed Components	6
3.1.1. Register_UVC	6
3.1.2. RAL Model	7
3.1.3. Scoreboard	7
3.1.4. Stream_UVC	8
4. Folder Structure Diagram:	9
5. Test Workflow	10
5.1. High-Level Overview	10
5.2. Detailed Workflow	10
5.2.1. Test Initialization	10
5.2.2. Run Phase	11
DUT Configuration:	11
Sequence Execution:	11
Monitoring:	11
Scoreboarding:	11
Coverage Model:	12
Termination:	12
6. Testplan	12
7. Coverage Scores	
8. Verification Challenges	
8. Verification Challenges 9. Timeline	

# AXI DMA Verification Verification Architecture Document

# **UVM Verification Microarchitecture AXI DMA**

#### 1. Overview:

This project focuses on the verification of the AXI DMA IP designed in Vivado, with a specific emphasis on the **Direct Register Mode** functionality. The **Scatter/Gather Engine** is intentionally disabled to streamline the verification scope and center efforts on validating the core functionality of the DMA in this configuration.

The primary objective of the project is to ensure that the AXI DMA operates correctly and adheres to the defined specifications. This involves comprehensive testing to identify and resolve potential design issues, thereby achieving functional correctness, protocol compliance, and verification closure through coverage metrics.

# High-level goals include:

- 1.1. **Functionality Verification**: Ensuring the DMA performs data movement between memory and AXI-Stream interfaces as expected.
- 1.2. **Protocol Compliance**: Validating adherence to the AMBA AXI and AXI-Stream specifications.

### 2. Features to Verify:

The key features to be verified include:

# 2.1. Read/Write Operations for AXI-Lite Interface

Verifying the AXI DMA's ability to correctly configure and respond to control and status register read/write operations using the AXI-Lite interface.

# 2.2. Data Transfer Using AXI-Stream Interface

Ensuring seamless data movement between AXI-Stream interfaces and system memory, including packetized streaming modes.

# 2.3. Handling Packet Boundaries

Validating proper recognition, processing, and termination of packets during data transfer, ensuring alignment with stream-based data protocols.

# 2.4. Interrupt Generation and Handling

Testing the DMA's ability to generate interrupts for events such as transfer completion, errors, and other status updates. Verifying the correct handling and acknowledgment of these interrupts in the design.

#### 2.5. Error Scenarios

Evaluating the DMA's behavior under error conditions such as buffer overflows.

#### 2.6. Reset Feature

Verifying proper reset behavior, ensuring all registers return to their default state.

# 2.7. MM2S/S2MM Independent Operation

Ensuring that MM2S (Memory-Mapped to Stream) and S2MM (Stream to Memory-Mapped) transfers function independently without interference.

# 2.8. 4 KB Boundary Protection

Validating AXI4 address boundary rules, ensuring transfers do not cross the 4 KB boundary, as required by the AXI specification.

# 2.9. Automatic Data Re-Alignment

Confirming that the DMA properly handles unaligned data accesses, allowing reads/writes to begin at any byte offset while preserving data integrity.

#### 2.10. Halted and Idle State

Ensuring that the DMA transitions to the Halted or Idle state correctly after transfers stop or errors occur. Validating status flags that indicate DMA state transitions.

# 2.11. Run/Stop Control


Verifying that the Run/Stop control bits in the DMACR (DMA Control Register) correctly start and stop transfers without causing data corruption.


# 3. Testbench Architecture:

#### 3.1 Overview

The testbench architecture is designed to validate the functionality and performance of the AXI DMA IP comprehensively. The top-level module, <code>axi\_dma\_tb\_top</code>, orchestrates all testbench components and interfaces, ensuring a streamlined interaction between the DUT and verification components.

An image illustrating the architectural flow and component interaction is attached below:





# 3.2 Components

#### 1. Interfaces


- clk\_rst\_if (Clock and Reset Interface): Used for clock and reset generation.
- axi\_lite\_intf (AXI4-Lite): Used for control and status register configuration.
- axi\_intf (AXI4): Handles memory-mapped data transactions for the DMA.
- axis\_intf (AXI-Stream): Facilitates data transfer between the DUT and external systems using AXI-Stream protocol.

# 2. Block RAM (BRAM)

- Serves as system memory for memory-mapped read/write operations.
- Acts as the primary data repository for testing the DMA's memory interfaces.


# 3. Test Class

- Encapsulates the environment class and supports multiple test scenarios.
- Customized for specific test configurations based on verification objectives.



# 4. Environment Class

- o Houses the following sub-components:
  - Register\_UVC
  - RAL\_Model
  - Scoreboard
  - Stream\_UVC
  - Coverage Model



# 3.3 Detailed Components


# 3.1.1. Register\_UVC

Encapsulates the **axi\_lite\_agt** responsible for configuring the DMA core. The agent consists of:

**Driver:** Drives transactions from the sequencer onto the AXI-Lite interface to read/write registers in the DUT.


**Sequencer:** Fetches transactions from the sequence library or RAL\_Model.

**Monitor:** Observes AXI-Lite transactions for validation and coverage collection.




# 3.1.2. RAL Model

Mimics the memory-mapped registers of the DMA core, providing a high-level abstraction for register access.



## 3.1.3. Scoreboard


- Maintains a local memory model for read/write operations.
- Compares data read from local memory to actual data on the AXI-Stream read channel.
- Mirrors transactions written to the BRAM in its local memory for validation.
- Ensures data integrity by comparing expected and actual results, determining test pass/fail status.




# 3.1.4. Stream\_UVC

Contains two agents to verify AXI-Stream channels:

axis\_read\_agent: Handles transactions for the MM2S
(Memory-Mapped to Stream) Read Channel.




**axis\_write\_agent**: Manages transactions for the S2MM (Stream to Memory-Mapped) Write Channel.



# 4. Folder Structure Diagram:

The verification environment has the following folder structure:

. Parent Directory



### 5. Test Workflow

# 5.1. High-Level Overview

The test workflow begins in the **tb\_top** module by invoking the **run\_test("test")** method. This initiates the execution of the **base\_test** class, which orchestrates key setup and configuration tasks required for the simulation.

The workflow ensures the proper configuration of interfaces, sequence execution, and result validation. Interfaces such as AXI, AXI-Lite, and AXI-Stream are configured using the **uvm\_config\_db**, enabling communication between components like drivers, monitors, and the DUT.

# 5.2. Detailed Workflow

#### 5.2.1. Test Initialization

 The test begins with the invocation of run\_test("base\_test") in the tb\_top module. This triggers the execution of the build\_phase across all hierarchical components.

• During the build\_phase of the test, all components are created and connected through their connect phase (bottom-up).

 A dynamic configuration object (env\_cfg) is modified to test specific scenarios.

For instance: To enable **MM2S\_Read** operation, the **SRC\_ADDR** and the number of **bytes** to read must be specified. The scoreboard's write operation is disabled to avoid entering an infinite loop.

The number of transactions (num\_trans) is calculated as num\_trans = env\_cfg.calculate\_txns() within the build phase. This calculation ensures that the testbench operates without any infinite loops.

The testbench configuration is derived from this env\_cfg file, ensuring all components are tailored for the scenario being verified.

#### 5.2.2. Run Phase

# DUT Configuration:

- 1. A simulation objection is raised at the start of the run\_phase.
- DUT control and status registers are configured to enable desired operations such as MM2S (Memory-Mapped to Stream) Read or S2MM (Stream to Memory-Mapped) Write.

# • Sequence Execution:

- 1. Sequences such as **axis\_read** and **axis\_write** are started on their respective sequencers.
- 2. These sequences drive transactions onto the AXI-Stream interfaces for data transfer operations.

#### Monitoring:

- Monitors in each agent observe activity on their respective interfaces.
- Valid transactions are written to the analysis port by invoking the write() method, making them available for further analysis by other components like the scoreboard.

### Scoreboarding:

 The scoreboard captures transactions broadcasted via TLM implementation ports.

It performs a comparison between captured transactions and expected results, identifying any mismatches.

3. Errors, if any, are reported, and the test pass/fail status is determined during the **report phase**.


# Coverage Model:

- The coverage model subscribes to transactions via TLM analysis ports by implementing the write() method.
- 2. These transactions drive the sampling of functional coverage groups defined in the coverage model.
- 3. Coverage groups capture key protocol behaviors and interface activities, including:
- 4. AXI-Stream protocol events: Handshake patterns, burst lengths, and packet boundaries.
- 5. Control signals: Activity of tvalid, tready, and interrupt signals (mm2s introut, s2mm introut).
- 6. This systematic sampling ensures that all critical scenarios and edge cases are exercised during the verification process.


#### Termination:

- Once all sequence items are driven and monitored on the interfaces, the test workflow transitions to termination.
- 2. The simulation objection is dropped, signaling the end of the test.

# 6. Testplan




# 7. Coverage Scores



# 8. Verification Challenges

- Synchronization between AXI and AXI-Stream interfaces.
- Read after Write Test (RAW).
- Scoreboard Checkers
- Writing Assertions
- Debugging random failures.

# 9. Timeline



# 10. References:

- 10.1. Git Repository
- 10.2. AXI Stream Specification
- 10.3. AXI4 and AXI-Lite Specification
- 10.4. AXI DMA Specification