
# **AXI DMA Verification**

Status In progress Timing Dec 12, 2024 to Jan 16, 2025

Owners Noman Rafiq

Tech Lead: Hassan Ashraf



# **Table of Contents**

Table of Contents	1
1. Overview:	2
2. Features to Verify:	2
3. Testbench Architecture:	3
3.1 Overview	3
3.2 Components	4
1. Interfaces	4
2. Block RAM (BRAM)	4
3. Test Class	5
4. Environment Class	5
3.3 Detailed Components	6
3.1.1. Register_UVC	6
3.1.2. RAL Model	7
3.1.3. Scoreboard	7
3.1.4. Stream_UVC	8
4. Folder Structure Diagram:	9
5. Test Workflow	10
5.1. High-Level Overview	10
5.2. Detailed Workflow	10
5.2.1. Test Initialization	10
5.2.2. Run Phase	10
DUT Configuration:	10
Sequence Execution:	10
Monitoring:	10
Scoreboarding:	
Termination:	11
6. Testplan	
7. Verification Challenges	11
8. Timeline	12
9. References:	

# AXI DMA Verification Verification Architecture Document

# **UVM Verification Microarchitecture AXI DMA**

#### 1. Overview:

This project focuses on the verification of the AXI DMA IP designed in Vivado, with a specific emphasis on the **Direct Register Mode** functionality. The **Scatter/Gather Engine** is intentionally disabled to streamline the verification scope and center efforts on validating the core functionality of the DMA in this configuration.

The primary objective of the project is to ensure that the AXI DMA operates correctly and adheres to the defined specifications. This involves comprehensive testing to identify and resolve potential design issues, thereby achieving functional correctness, protocol compliance, and verification closure through coverage metrics.

#### **High-level goals include:**

- 1.1. **Functionality Verification**: Ensuring the DMA performs data movement between memory and AXI-Stream interfaces as expected.
- 1.2. **Protocol Compliance**: Validating adherence to the AMBA AXI and AXI-Stream specifications.

#### 2. Features to Verify:

The key features to be verified include:

#### 2.1. Read/Write Operations for AXI-Lite Interface

Verifying the AXI DMA's ability to correctly configure and respond to control and status register read/write operations using the AXI-Lite interface.

#### 2.2. Data Transfer Using AXI-Stream Interface

Ensuring seamless data movement between AXI-Stream interfaces and system memory, including packetized and continuous streaming modes.

#### 2.3. Handling Packet Boundaries

Validating proper recognition, processing, and termination of packets during data transfer, ensuring alignment with stream-based data protocols.

## 2.4. Interrupt Generation and Handling

Testing the DMA's ability to generate interrupts for events such as transfer completion, errors, and other status updates. Verifying the correct handling and acknowledgment of these interrupts in the design.

#### 2.5. Error Scenarios


Evaluating the DMA's behavior under error conditions such as buffer overflows and underflows.

#### 3. Testbench Architecture:

#### 3.1 Overview

The testbench architecture is designed to validate the functionality and performance of the AXI DMA IP comprehensively. The top-level module, axi\_dma\_10xe\_tb\_top, orchestrates all testbench components and interfaces, ensuring a streamlined interaction between the DUT and verification components.

An image illustrating the architectural flow and component interaction is attached below:



#### 3.2 Components

#### 1. Interfaces

- **axi\_lite\_intf** (AXI4-Lite): Used for control and status register configuration.
- axi\_intf (AXI4): Handles memory-mapped data transactions for the DMA.
- axis\_intf (AXI-Stream): Facilitates data transfer between the DUT and external systems using AXI-Stream protocol.


#### 2. Block RAM (BRAM)

- Serves as system memory for memory-mapped read/write operations.
- Acts as the primary data repository for testing the DMA's memory interfaces.

# 3. Test Class


• Encapsulates the environment class and supports multiple test scenarios.

 Customized for specific test configurations based on verification objectives.



#### 4. Environment Class

- o Houses the following sub-components:
  - Register\_UVC
  - RAL\_Model
  - Scoreboard
  - Stream\_UVC



# 3.3 Detailed Components


# 3.1.1. Register\_UVC

Encapsulates the **axi\_lite\_agt** responsible for configuring the DMA core. The agent consists of:

**Driver:** Drives transactions from the sequencer onto the AXI-Lite interface to read/write registers in the DUT.


**Sequencer:** Fetches transactions from the sequence library or RAL\_Model.

**Monitor:** Observes AXI-Lite transactions for validation and coverage collection.




#### 3.1.2. RAL Model

Mimics the memory-mapped registers of the DMA core, providing a high-level abstraction for register access.



#### 3.1.3. Scoreboard


- Maintains a local memory model for read/write operations.
- Compares data read from local memory to actual data on the AXI-Stream read channel.
- Mirrors transactions written to the BRAM in its local memory for validation.
- Ensures data integrity by comparing expected and actual results, determining test pass/fail status.




# 3.1.4. Stream\_UVC

Contains two agents to verify AXI-Stream channels:

**axis\_read\_agent**: Handles transactions for the MM2S (Memory-Mapped to Stream) Read Channel.



**axis\_write\_agent**: Manages transactions for the S2MM (Stream to Memory-Mapped) Write Channel.



# 4. Folder Structure Diagram:

The verification environment has the following folder structure:

```
. Parent Directory
  – docs
    └─ jpgs
   resources
    — misc
        ├── AXI4-Protocol
        L___ DMA
  – rtl

    axi_dma_verification_10xe_tcp

   - verif
      environment
     — includes
     interfaces
      - ral_model
       └─ registers
      - register_uvc
      stream_uvc
      - tests
      — top
```

#### 5. Test Workflow

#### 5.1. High-Level Overview

The test workflow begins in the **tb\_top** module by invoking the **run\_test("base\_test")** method. This initiates the execution of the **base\_test** class, which orchestrates key setup and configuration tasks required for the simulation.

The workflow ensures the proper configuration of interfaces, sequence execution, and result validation. Interfaces such as AXI, AXI-Lite, and AXI-Stream are configured using the **uvm\_config\_db**, enabling communication between components like drivers, monitors, and the DUT.

#### 5.2. Detailed Workflow

#### 5.2.1. Test Initialization

- The base\_test class is invoked, initializing the environment and configuring the required UVM components.
- Interfaces (e.g., AXI-Lite, AXI, and AXI-Stream) are configured using uvm\_config\_db to ensure components can access and interact with the DUT.

#### 5.2.2. Run Phase

#### • DUT Configuration:

- 1. A simulation objection is raised at the start of the run\_phase.
- DUT control and status registers are configured to enable desired operations such as MM2S (Memory-Mapped to Stream) Read or S2MM (Stream to Memory-Mapped) Write.

#### Sequence Execution:

- Sequences such as axis\_read and axis\_write are started on their respective sequencers.
- 2. These sequences drive transactions onto the AXI-Stream interfaces for data transfer operations.

#### Monitoring:

- 1. Monitors in each agent observe activity on their respective interfaces.
- 2. Valid transactions are written to the analysis port by invoking the **write()** method, making them available

for further analysis by other components like the scoreboard.

## Scoreboarding:

- 1. The scoreboard captures transactions broadcasted via TLM implementation ports.
- 2. It performs a comparison between captured transactions and expected results, identifying any mismatches.
- 3. Errors, if any, are reported, and the test pass/fail status is determined during the **report\_phase**.

#### • Termination:

- Once all sequence items are driven and monitored on the interfaces, the test workflow transitions to termination.
- 2. The simulation objection is dropped, signaling the end of the test.

#### 6. Testplan


	•									
AXI DMA - Test Plan										
est ID	Feature	Test Name	Description	Input Stimulus	Expected	Checking Procedure	Status	Comments/Screenshots		
1	Reset	reset_test	When reset is asserted, the DMA Core is resetted and no read or write operation can happen unless configured.	Apply clock; axi_resetn = 0;	DMA core should reset.	From the Waveform. There should be no read/write activity across all channels.	Pass			
	Independent Operation									
2	MM2S Enable	mm2s_enable_test	Enables the Memory Mapped to Stream Read Operation. The dut will start reading from the provided base address and streams the data on the AXI-Stream Interface.	Configure the DMA's internal registers as following:  1. MM2S_DMACR = 32*h11003 2. MM2S_SA = 32*h0 3. MM2S_LENGTH = 32*h80			In Progress			
3	S2MM Enable	s2mm_enable_test	Enables the Stream to Memory Mapped Write Operation. The dut will take stream as input and start writing on the provided base address via AXI-4 Interface.	Configure the DMA's internal registers as following:  1. S2MM_DMACR = 32*h1003 2. S2MM_DA = 32*h0 3. S2MM_LENGTH = 32*h80			In Progress			
			·	4 KB E	Boundary Protection					
4	4 KB Boundary Protection	boundary_test	The AXI DMA should provide 4 KB address boundary protection (when configured in non-Micro DMA).				Not Started			
				Da	ta Re-Alignment					
5	Data Re-Alignment	data_alignment_test	AXI DMA provides byte-level data realignment allowing memory reads and writes starting at any byte offset location.							
AXI4 DATA WIDTHS										
6	32 bits	axi_32_test					Not Started			
7	64 bits	axi_64_test					Not Started			
8	128 bits	axi_128_test	AXI DMA has primary AXI4 data width support of 32, 64, 128, 256, 512, and, 1,024				Not Started			
9	256 bits	axi_256_test	support of 32, 64, 128, 256, 512, and, 1,024 bits				Not Started			
	F40 F14-		1				No. Charles			

# 7. Verification Challenges

Handling burst transfers.

- Synchronization between AXI and AXI-Stream interfaces.
- Read after Write Test (RAW).
- Debugging random failures.

# 8. Timeline





## 9. References:

- 9.1. <u>Git Repository</u>
- 9.2. AXI Stream Specification
- 9.3. AXI4 and AXI-Lite Specification
- 9.4. AXI DMA Specification