

Module: R5: RV-fpga
Section: Installations Task: Tools

Task 1.4

RVfpga-Trace

➤ **Testing:**


■ **RVfpga-Trace**


1. Install GTKwave by running the following command:

```
sudo apt-get install -y gtkwave
```


```
xe-user106@noman-10xengineers:~/RVfpga/Simulators/verilatorSIM_Pipeline/Original
Binaries$ sudo apt-get install -y gtkwave
Reading package lists... Done
Building dependency tree... Done
Reading state information... Done
gtkwave is already the newest version (3.3.104-2build1).
```

2. Open the specified folder of example program in VS Code:






- PlatformIO will now open this program, which includes three assembly arithmetic-logic instructions (addition, subtraction, and logical and) on the same register, t3 (also called x28), within an infinite loop. We can view the program by expanding the src folder and double-clicking on **AL_Operations.S**.



4. Open file **platformio.ini**. Then, establish the path to the provided RVfpga-Trace simulator binary by editing the following line (replaced [Path-To-RVfpga] with the appropriate path in my system:


```
board_debug.verilator.binary =  
/home/xe-user106/RVfpga/Simulators/verilatorSIM_Trace/OriginalBinaries/RVfpga-Trace_Ubuntu
```



```
#RVfpga-Pipeline  
board_debug.verilator.binary = /home/xe-user106/RVfpga/Simulators/verilatorSIM_Trace/OriginalBinaries/RVfpga-Trace_Ubuntu  
  
#RVfpga-Trace  
#board_debug.verilator.binary = /home/rvfpga/RVfpga/Simulators/verilatorSIM_Trace/OriginalBinaries/RVfpga-Trace_Ubuntu
```

5. Executed the RVfpga-Trace simulator from PlatformIO:
 - Click on the PlatformIO button on the left side.
 - Expand Project Tasks > env:swervolf_nexys > Platform and clicked on **Generare Trace**.
 - We have to provide execution rights to the binary by running command

```
chmod +x RVfpga-Pipeline_Ubuntu
```



This first compiles the program and then launches the Verilator simulation of the RVfpga SoC running this program.


```

PROBLEMS  OUTPUT  DEBUG CONSOLE  TERMINAL  PORTS  SEARCH ERROR
Linking .pio/build/swervolf_nexys/firmware.elf
Generating disassembly
riscv64-unknown-elf-objdump -d ".pio/build/swervolf_nexys/firmware.elf" > ".pio/build/swervolf_nexys/firmware.dis"
Checking size .pio/build/swervolf_nexys/firmware.elf
Advanced Memory Usage is available via "PlatformIO Home > Project Inspect"
RAM: [ ] 1.0% (used 12304 bytes from 1216512 bytes)
Flash: [ ] 0.0% (used 404 bytes from 16777216 bytes)
Building .pio/build/swervolf_nexys/firmware.bin
Building .pio/build/swervolf_nexys/firmware.vh
Generating trace from Verilator
===== [SUCCESS] Took 3.69 seconds =====
* Terminal will be reused by tasks, press any key to close it.

```


6. A few seconds after the previous step, the **AL_Operations** program is compiled and file **trace.vcd** is generated inside folder **RVfpga/Chapters/01/AL_Operations/.pio/build/swervolf_nexys**.

And a disassembly program has been generated at:
RVfpga/Chapters/01/AL_Operations/.pio/build/swervolf_nexys/firmware.dis.



- Open the trace with GTKWave by executing the following command in a terminal:


```
gtkwave .pio/build/swervolf_nexys/trace.vcd
```




8. Now we will visualize some core internal signals in GTKWave. For that purpose, we will use file **test.tcl**, which is provided at Path-to-RVfpga/RVfpga/Chapters/01/AL_Operations.

For using this **.tcl** file on GTKWave, we can simply click on File > Read Tcl Script File and select the Path-to-RVfpga/RVfpga/Chapters/01/AL_Operations/test.tcl file.

This will add the required signals to our GTKWave for visualization.



9. Once the signals are added in GTKWave. And skip the initial instructions in order to analyze the loop containing the three arithmetic-logic instructions; for example, we have selected a point in the simulation from 15ns on), in order to analyze the execution of the three arithmetic-logic instructions of a random iteration of the loop.



10. Note that every cycle two new instructions are fetched, one in each way of the superscalar RISC-V processor, as shown on signals **ifu_i0_instr[31:0]** and **ifu_i1_instr[31:0]**.

And the effects of the execution of the three arithmetic-logic instructions can be seen on signal **dout[31:0]**.

