

**Module: R5: RV-fpga**  
**Section: Installations Task: Tools**

## Task 1.3

### RVfpga-Pipeline


---

➤ **Testing:**

■ **RVfpga-Pipeline**



1. In order to build this, we need to install the following packages:

```
sudo apt-get update
sudo apt-get install libcairo2-dev
sudo apt-get install libgtk-3-dev
```




```
xe-user106@noman-10xengineers: ~
xe-user106@noman-10xengineers:~$ sudo apt-get update
[sudo] password for xe-user106:
Hit:1 http://pk.archive.ubuntu.com/ubuntu jammy InRelease
Get:2 http://security.ubuntu.com/ubuntu jammy-security InRelease [129 kB]
Hit:3 http://pk.archive.ubuntu.com/ubuntu jammy-updates InRelease
Hit:4 https://dl.google.com/linux/chrome/deb stable InRelease
Hit:5 http://pk.archive.ubuntu.com/ubuntu jammy-backports InRelease
Fetched 129 kB in 2s (65.9 kB/s)
Reading package lists... Done
xe-user106@noman-10xengineers:~$ sudo apt-get install libcairo2-dev
Reading package lists... Done
Building dependency tree... Done
Reading state information... Done
The following additional packages will be installed:
  libblkid-dev libbrotli-dev libexpat1-dev libffi-dev libfontconfig-dev
  libfontconfig1-dev libfreetype-dev libfreetype6-dev libgl2.0-dev
  libgl2.0-dev-bin libice-dev libmount-dev libpcre16-3 libpcre2-16-0
  libpcre2-dev libpcre2-posix3 libpcre3-dev libpcre32-3 libpcrecpp0v5
  libpixmap-1-dev libpng-dev libpng-tools libpthread-stubs0-dev
  libselinux1-dev libsepol-dev libsm-dev libx11-dev libxau-dev
  libxcb-render0-dev libxcb-shm0-dev libxcb1-dev libxdmcp-dev libxext-dev
  libxrender-dev pkg-config uuid-dev x11proto-dev xorg-sgml-doctools
  xtrans-dev
Suggested packages:
```

2. Open the specified folder of example program in VS Code:




- PlatformIO will now open this program, which includes three assembly arithmetic-logic instructions (addition, subtraction, and logical and) on the same register, t3 (also called x28), within an infinite loop. We can view the program by expanding the src folder and double-clicking on **AL\_Operations.S**.




4. Open file **platformio.ini**. Then, established the path to the provided RVfpga-Pipeline simulator binary by editing the following line (replaced [Path-To-RVfpga] with the appropriate path in my system:

```
board_debug.verilator.binary =
/home/xe-user106/RVfpga/Simulators/verilatorSIM_Pipeline/OriginalBinaries/RVfpga-Pipeline_Ubuntu
```




5. Insert the control instruction in order to stop the execution at some point.



```
src > ASM AL_Operations.S
1  .globl main
2  main:
3
4  # Register t3 is also called register 28 (x28)
5  li t3, 0x0          # t3 = 0
6
7  REPEAT:
8      addi t3, t3, 6      # t3 = t3 + 6
9      addi t3, t3, -1     # t3 = t3 - 1
10     andi t3, t3, 3      # t3 = t3 AND 3
11
12     and zero, t4, t5     # Control Instruction
13
14     beq zero, zero, REPEAT # Repeat the loop
15     nop
16     nop
17     nop
18     nop
19     nop
20
21 .end
22
```

6. Executed the RVfpga-Pipeline simulator from PlatformIO:
- Click on the PlatformIO button on the left side.
  - Expand Project Tasks > env:swervolf\_nexys > Platform and clicked on **RVfpga-ViDBo/Pipeline**.
  - We have to provide execution rights to the binary by running command

```
chmod +x RVfpga-Pipeline_Ubuntu
```



This first compiles the program and then launches the Verilator simulation of the RVfpga SoC running this program.

```

PROBLEMS  OUTPUT  DEBUG CONSOLE  TERMINAL  PORTS  SEARCH ERROR

LDF: Library Dependency Finder -> https://bit.ly/configure-pio-ldf
LDF Modes: Finder ~ chain, Compatibility ~ soft
Found 0 compatible libraries
Scanning dependencies...
No dependencies
Building in release mode
Checking size .pio/build/swervolf_nexys/firmware.elf
Advanced Memory Usage is available via "PlatformIO Home > Project I
RAM: [          ] 1.0% (used 12308 bytes from 1216512 bytes)
Flash: [          ] 0.0% (used 408 bytes from 16777216 bytes)
Running Program in RVfpga-ViDBo or RVfpga-PipelineSimulator
  
```

7. A new window will open that shows the SweRV EH1 pipeline with a selection of signals for each of the 9 stages.

