Module: R5: RV-fpga
Section: Installations **Task:** Tools

Task 1.3
RVfpga-Pipeline

- **Testing:**
  - **RVfpga-Pipeline**
    1. In order to build this, we need to install the following packages:

```
sudo apt-get update
sudo apt-get install libcairo2-dev
sudo apt-get install libgtk-3-dev
```



    2. Open the specified folder of example program in VS Code:





3. PlatformIO will now open this program, which includes three assembly arithmetic-logic instructions (addition, subtraction, and logical and) on the same register, t3 (also called x28), within an infinite loop. We can view the program by expanding the src folder and double-clicking on **AL_Operations.S**.



4. Open file **platformio.ini**. Then, established the path to the provided RVfpga-Pipeline simulator binary by editing the following line (replaced [Path-To-RVfpga] with the appropriate path in my system:

   `board_debug.verilator.binary = /home/xe-user106/RVfpga/Simulators/verilatorSIM_Pipeline/OriginalBinaries/RVfpga-Pipeline_Ubuntu`



5. Insert the control instruction in order to stop the execution at some point.



6. Executed the RVfpga-Pipeline simulator from PlatformIO:
    - Click on the PlatformIO button on the left side.
    - Expand Project Tasks > env:swervolf_nexys > Platform and clicked on **RVfpga-ViDBo/Pipeline**.
    - We have to provide execution rights to the binary by running command

      ```
      chmod +x RVfpga-Pipeline_Ubuntu
      ```



This first compiles the program and then launches the Verilator simulation of the RVfpga SoC running this program.



7. A new window will open that shows the SweRV EH1 pipeline with a selection of signals for each of the 9 stages.


RVfpga-Pipeline_Ubuntu
FC1
PC (FC1)=f0
FC2
I$-Hit?=1
ALIGN
addi t3,t3,6

DECODE
nop
nop
rd0=0
rd1=0
Byp0=0
Byp1=0
rd2=0
rd3=0
Byp2=0
Byp3=0
a=0
b=0
a=0
b=0
exu_lsu_rs1_d=0
offset=0
mul_rs1_d=0
mul_rs2_d=0
EX1/DC1/M1
nop
nop
a_ff=0
out=0
b_ff=0
taken?=0
flush_path=100
a_ff=0
out=0
b_ff=0
taken?=0
flush_path=104
dccm_rden=0
rs1_dc1=0
full_addr_dc1=0
offset_dc1=0
addr_external_dc1=0
a_e1=0
b_e1=0
EX2/DC2/M2
nop
nop
i0_result_e2=0
i1_result_e2=0
lsu_dccm_rden_dc2=0
dccm_data_lo_dc2=0
addr_external_dc2=1
prod_e2=0
EX3/DC3/M3
nop
nop
i0_result_e3_final=0
i1_result_e3_final=0
lsu_dccm_rden_dc3=0
dccm_data_lo_dc3=0
lsu_arvalid=0
lsu_rvalid=0
bus_read_data_dc3=c4
addr_external_dc3=1
exu_mul_result_e3=0
COMMIT
beqz zero,-16
nop
i0_result_e4_final=0
i1_result_e4_final=0
I0 Pipe
I1 Pipe
L/S Pipe
MUL Pipe
WRITE-BACK
andi t3,t3,3
and zero,t4,t5
waddr0=1c
wen0=1
wd0=1
waddr1=0
wen1=0
wd1=0
Instr Way 0
Instr Way 1
Cycles=6
+ 1 Cycle