


Module: R5: RV-fpga

Section: RISC-V VeeR Core Task: Example Program

Example Program

RVfpga-Trace and in RVfpga-Pipeline

➤ **RVfpga-Trace:**



➤ **RVfpga-Pipeline:**

Then change the path for the RVfpga-Pipeline in platform.ini file to point to the right directory:

```
platformio.ini x  firmware-dis  ExampleProgram.S  PIO Home
platformio.ini
11 platform = chipsortance
12 board = swervolf_nexys
13 framework = wd-riscv-sdk
14
15 monitor_speed = 115200
16
17 debug_tool = whisper
18
19
20 #RVfpga-Nexys
21 board_build.bitstream_file = /home/rvfpga/RVfpga/src/rvfpganexys.bit
22
23
24 #RVfpga-ViDBo
25 #board_debug.verilator.binary = /home/xe-user106/RVfpga/Simulators/verilatorSIM_ViDBo/OriginalBinaries/RVfpga-ViDBo_Ubuntu22
26
27 #RVfpga-Pipeline
28 board_debug.verilator.binary = /home/xe-user106/RVfpga/Simulators/verilatorSIM_Pipeline/OriginalBinaries/RVfpga-Pipeline_Ubuntu
29
30 #RVfpga-Trace
31 #board_debug.verilator.binary = /home/xe-user106/RVfpga/Simulators/verilatorSIM_Trace/OriginalBinaries/RVfpga-Trace_Ubuntu
32
33
34 build_unflags = -Wa,-march=rv32imac -march=rv32imac
35 build_flags = -Wa,-march=rv32im -march=rv32im
36 extra_scripts = extra_script.py
```

Run the RVfpga-ViDBo/Pipeline:

