SOC DV Noman Rafiq

Module: SV for Verification Section: Coverage Task: Assertions

Task 1 - EDA Playground

Assertions

> Source Code:

• Design Code:

```
module SignalDetector(input logic clk, signal_in);
// Property for checking signal stability
property check_stability_3_cycles;
@(posedge clk)
(signal_in == 1'b1) ##1 $stable(signal_in) ##1 $stable(signal_in);// Check if
signal_in is 1 for 3 consecutive cycles
endproperty
// Detecting rising edge
assert property(@(posedge clk) $rose(signal_in)) // Check if the signal has gone
from 0 to 1
else $error("ERROR: Signal Didn't rise @%0t", $time);
// Detecting falling edge
assert property(@(posedge clk) $fell(signal_in)) // Check if the signal has gone
from 1 to 0
else $error("ERROR: Signal Didn't Fall @%0t", $time);
// Stability Check
assert property (check_stability_3_cycles)
    else \error("ERROR: signal_in was not stable for 3 consecutive clock cycles
@%0t", $time);
endmodule
```

• Testbench Code:

```
module tb;

reg clk, signal_in;
```


1 Sep 21, 2024

SOC DV Noman Rafiq

```
// Module Instantiation
SignalDetector dut(.clk(clk), .signal_in(signal_in));
// Clock Generator
initial begin
clk = 0;
forever #5 clk = ~clk;
end
// Stimulus
initial begin
signal_in = 0;
$display("@%0t Driven Value:: Signal_in = %0d", $time, signal_in);
#20ns;
signal_in = 1;
$display("@%0t Driven Value:: Signal_in = %0d", $time, signal_in);
#30ns;
signal_in = 0;
$display("@%0t Driven Value:: Signal_in = %0d", $time, signal_in);
#10ns;
signal_in = 1;
$display("@%Ot Driven Value:: Signal_in = %Od", $time, signal_in);
#20ns;
signal_in = 0;
$display("@%0t Driven Value:: Signal_in = %0d", $time, signal_in);
end
// Dump file
initial begin
```

2 Sep 21, 2024


SOC DV Noman Rafiq



Simulation Output:



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.



3 Sep 21, 2024