

Verification Architecture for Ibex Core

Author: Noman Rafiq Date: Dec 03, 2024

Email: noman.rafiq@10xengineers.ai



Agenda

- Introduction to Verification Architecture
- Interface Details
- Sanity Checks Implemented
- Test Cases Covered
- Summary and Q&A



Introduction to Verification Architecture



Key Interfaces


- dut_probe_intf: Monitors core status and controls fetch enable signals.
- instr_mem_intf: Manages fetch unit signals for instruction requests.
- data_mem_intf: Handles Load Store Unit (LSU) signals for data operations.

Memory Model

- Serves instruction and data requests.
- Fetch unit and LSU collaborate for instruction execution and load/store operations.




Instruction Agent






Data Agent






Environment





Top Module:





Interface Details



Instruction Interface:

- **Driver:** Reads transactions from the sequencer FIFO and drives signals to the DUT.
- Monitor: Observes DUT's instruction fetches and sends data to the analysis port.



Data Interface:

- **Driver:** Drives LSU-related signals using slave-sequence method.
- Monitor: Monitors load/store requests and forwards data to analysis components.



Sanity Checks



Sanity Checks:

- Ensures fetch_enable is functional.
- Verified correct instruction data retrieval using core_trace.log.
- Waveform confirms proper load/store transactions are driven and monitored.



Testcases Covered



Testcases:

	Testcases (.bin)
add sub xor or and sll srl sra slt sltu addi xori ori lh lhu	sb sh sw beq bne blt bge bltu jal lui riscv_arithmetic_basic_test_0 riscv_arithmetic_basic_test_1



Thank you!