
# **Connecting TLM Port and Imp Port**



Let's consider an example consisting of two components component\_a and component\_b, and a transaction class.

- component\_a and component\_b objects are created in the test with the name comp\_a and comp\_b respectively
- transaction class is randomized in comp\_a and sent to the comp\_b through TLM Communication mechanism

Below are the steps to implement a TLM Communication mechanism between comp\_a and comp\_b.

- Declare and Create TLM Port in comp\_a
- 2. Declare and Create TLM Imp Port in comp\_b
- 3. **Connect** TLM Port and Imp Port in basic\_test
- 4. Call interface method in comp\_a to send the transaction
- 5. **Implement** an interface method in comp\_b to receive the transaction

### Declare and Create TLM Port in comp\_a

1. Declaring blocking put port with the name trans\_out. As the comp\_a sends the packet out of the component, so named as trans\_out

```
uvm_blocking_put_port #(transaction) trans_out;
2. Creating the port
```

```
trans_out = new("trans_out", this);
```

3. Verify the above mentioned code in the component\_a.sv file.

### Declare and Create TLM Port in comp\_b

1. Declaring blocking put imp port with the name trans\_in. As the comp\_b receives the packet from another component, so named as trans in

```
uvm blocking put imp #(transaction,component b) trans in;
```

2. Creating the port

```
trans in = new("trans in", this);
```

3. Verify the above mentioned code in the component\_b.sv file.

### Connect TLM Port and Imp Port in basic\_test

1. Declare and Create the componet\_a and component\_b in basic\_test class

```
component_a comp_a;
component_b comp_b;
comp_a = component_a::type_id::create("comp_a", this);
comp_b = component_b::type_id::create("comp_b", this);
2. Connect comp_a port and comp_b imp port
comp_a.trans_out.connect(comp_b.trans_in);
```

3. Place the connection code in the connect phase

```
function void connect_phase(uvm_phase phase);
  comp_a.trans_out.connect(comp_b.trans_in);
endfunction : connect phase
```

4. Verify the above mentioned code in the basic\_test.sv file.

### Call interface method in comp a to send the transaction

 Randomize the transaction packet and send to comp\_b by calling put() method

```
void'(trans.randomize());
trans_out.put(trans);
```

2. Place the code in run\_phase

```
virtual task run_phase(uvm_phase phase);

phase.raise_objection(this);

trans = transaction::type_id::create("trans", this);

void'(trans.randomize());

trans_out.put(trans);

phase.drop_objection(this);
endtask : run phase
```

3. Verify the above mentioned code in the component\_a.sv file.

### Implement an interface method in comp\_b to receive the transaction

1. In order to receive the transaction packet from imp port, explicit method has to be implemented

Implement put method with the input argument of transaction type

```
virtual task put(transaction trans);
   `uvm_info(get_type_name(), $sformatf(" Received trans on IMP
Port"), UVM_LOW)
   `uvm_info(get_type_name(), $sformatf(" Printing trans, \n
%s", trans.sprint()), UVM_LOW)
endtask
```

2. Verify the above mentioned code in the component\_b.sv file.

Run the *basic\_test.sv* file and observe the result. The transaction should be sent from comp\_a to comp\_b.

#### Task 1

As, we are using blocking put and imp ports. So, in order to verify the blocking nature.

Add some delay in the *put task* in comp\_b and verify that the comp\_a has to wait until the *put task* is returned back.


Submit the screenshot of the output.

#### For next tasks Submission

Make a directory with the name "Task2/Task3" and move all the code files in them and then start working (some files will remain the same). (This whole folder along with the snapshot are the submission for the respective task)

Task 2

## Connecting TLM Port export imp port



Previously, we have seen connecting the port to the imp port. This task requires connecting TLM Port -> Export -> Imp\_port.

### Comp\_a

This component doesn't need any change for this task.

### Sub\_comp\_b\_a (extended from comp\_b)

This component involves the below steps

- Declare the uvm\_blocking\_put\_imp
- 2. Create the imp port (either in build phase or constructor)
- 3. Implement the put() method to receive the transaction

### Comp\_b


This component involves the below steps

- 1. Declare the uvm\_blocking\_put\_export and sub\_comp\_b\_a.
- 2. Create the export and <code>sub\_comp\_b\_a</code> (in build phase)
- 3. Connect export to the imp port in connect\_phase

Note: Use `uvm\_info instead of \$display for printing.

Task 3

## **TLM FIFO**



The TLM FIFO provides storage for the transactions between the two independently running processes.

- FIFO can be used as a buffer between the producer and consumer
- TLM FIFO consists of put and get methods
- Producer port is connected to the put\_export of the FIFO
- Consumer port is connected to the get\_export of the FIFO

### Comp\_a

This component doesn't need any change for this task.

### Comp\_b

This component involves the below steps

- 1. Declare the uvm blocking get port.
- 2. Create the get port (either in build phase or constructor)
- 3. Create the run\_phase virtual task (don't forget to raise and drop the objection)
- 4. Use the get method of the get port to receive the transaction from the fifo.

### Basic test

This component involves the below steps

- 1. Declare the TLM FIFO (e.g, uvm tlm fifo # (type) fifo name;)
- 2. Create the FIFO (in build phase)
- 3. Connect the TLM FIFO put\_export with comp\_a port
- 4. Connect the TLM FIFO get\_export with comp\_b port For example comp.port.connect(fifo.put\_export/get\_export) in the connect\_phase