UVM-2 Noman Rafiq

Module: UVM-2 Register Abstraction Layer

RAL

Assignment 01

> Vertically Integrated Environment Example:

This example demonstrates an APB Peripheral connected to an AXI bus fabric through an AXI-to-APB bridge. The example highlights three potential locations for placing a predictor and evaluates the trade-offs for each.

- Predictor at Master 0 AXI Agent: Placing the predictor here will only capture accesses initiated by Master 0, missing any transactions initiated by Master 1. This makes it a suboptimal choice.
- **Predictor at the AXI Slave Port**: This placement offers more visibility compared to the Master 0 location but might still lack certain details.
- Predictor at the APB Agent: This is the most comprehensive option.
 Placing the predictor here provides complete end-to-end visibility, allowing verification of all transactions, including those routed through the AXI-to-APB bridge to the APB peripheral.

➤ Advantages of UVM RAL:

- Provides high-level abstraction for accessing DUT registers using their names instead of physical addresses.
- UVM includes a register test sequence library with predefined test cases for verifying registers and memories.
- Supports front-door access (via the bus) and back-door access (direct memory access), offering flexible verification options.
- Design registers can be accessed independently of the physical bus interface using standard read/write methods.
- Allows access to the register model from multiple concurrent threads while internally serializing accesses to ensure consistency.
- RAL packages can be reused across different environments, enhancing reusability.
- Tools and open-source scripts are available for automated RAL model generation, reducing manual errors and effort.
- Enables detailed visibility into register transactions, simplifying debugging and analysis of register-related issues.

1 Dec 6, 2024

UVM-2 Noman Rafiq

 Supports functional coverage collection for register accesses, aiding in measuring verification completeness.

- Can be seamlessly integrated with other UVM components such as sequences, predictors, and scoreboards.
- Abstract register models are portable and reusable across designs with minimal modification.
- Hierarchical RAL structures support scalability for both simple and complex SoC designs.
- Backdoor mechanisms enable quick register state initialization or updates without triggering bus transactions, improving simulation efficiency.

2 Dec 6, 2024