Module: UVM-2 Project

Project - Source Code (V1.1 to V1.2)

> Control Sequence:

```
ctrl_wr
```

b. Checking Desired Value with get():

• Console Output:

```
UVM_INFO @0: reporter [RNTST] Running test test...

UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif UVM_INFO /usr/synopsys/vcs-L-2816.06/e
```


• Waveform:



- c. Setting Desired Value with set():
 - Console Output:

```
l_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] inc
l_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] inc
l_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] inc
RV] Mode : Write WDATA : 2 ADDR : 0
@@cwr [WRITE] Desired Value = 2, Mirrored Value = 0
@@cwr [SET::15] Desired Value = 15, Mirrored Value = 0
ON] Mode : Write WDATA : 2 ADDR : 0
ored Addr : 0 Data :2
```

Waveform:




d. Writing Desired Value to DUT with update():

• Console Output:

```
nv.agent_inst.m [MON] Mode : Write WDATA : 2 ADDR : 0
nv.s [SCO] DATA Stored Addr : 0 Data :2
nv.agent_inst.d [DRV] Mode : Write WDATA : 15 ADDR : 0
env.agent_inst.seqr@@cwr [UPDATE()] Desired Value = 2, Mirrored Value = 2
env.agent_inst.m [MON] Mode : Write WDATA : 15 ADDR : 0
env.s [SCO] DATA Stored Addr : 0 Data :15
env.agent_inst.d [DRV] Mode : Read WDATA : 15 ADDR : 0 RDATA : 0
```

• Waveform:



f. Purpose of each method:

 get(): Retrieves the desired value of the register from the UVM register model. This value reflects what the testbench expects, not necessarily the actual value in the DUT.

- **set():** Sets the desired value field of the register in the UVM model. It does not directly affect the DUT but prepares the model for updates or checks.
- update (): Writes the desired value from the UVM model to the DUT register, ensuring the DUT reflects the intended state defined by the testbench.

f. Code:

```
class ctrl_wr extends uvm_sequence;
`uvm_object_utils(ctrl_wr)
reg_block regmodel;
function new (string name = "ctrl_wr");
 super.new(name);
endfunction
task body;
 uvm_status_e status;
 bit [3:0] wdata;
 bit [3:0] dv, mv; // Desired Value & Mirrored Values
    wdata = $urandom();
     regmodel.cntrl_inst.write(status, wdata);
     // Check 'dv' and 'mv' Values
                  dv = regmodel.cntrl_inst.get();
                                                             // Get Desired Value
                 mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("WRITE", $sformatf(" Desired Value = %0d, Mirrored Value = %0d ", dv, mv),
UVM_NONE)
     // Set the Desired value
     regmodel.cntrl_inst.set(15);
                                                // Set the Value to be 15
     // Check again
                 dv = regmodel.cntrl_inst.get();
                                                              // Get Desired Value
                 mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("SET::15", $sformatf(" Desired Value = %0d, Mirrored Value = %0d ", dv, mv),
UVM_NONE)
     // Update the Value to DUT
     regmodel.cntrl_inst.update(status);  // Write the Value to DUT
     // Check again
                  dv = regmodel.cntrl_inst.get();
                                                               // Get Desired Value
                  mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("UPDATE()", $sformatf(" Desired Value = %0d, Mirrored Value = %0d ", dv,
mv), UVM_NONE)
endtask
endclass
```

Predict() method:

a. Difference between predict() & mirror():

Predict Method:

- Purpose: Updates the mirrored value of a register in the UVM register model based on observed activity on the DUT.
- **Trigger:** Typically called by monitors or predictors when a register operation (read/write) is detected on the bus.
- **Behavior:** It does not initiate any physical access; it simply reflects the updated state of the register.
- Use Case: A predictor observes a write operation to a register and uses predict to update the mirrored value accordingly.

Mirror Method:

- **Purpose:** Compares or synchronizes the mirrored value in the UVM register model with the actual value in the DUT.
- **Trigger:** Can initiate a physical access (read) to retrieve the DUT's current value and update the mirrored value.
- **Behavior:** Provides the option to verify whether the mirrored value and the DUT value are consistent.
- **Use Case:** Verifying that the current state of the register in the DUT matches the expected mirrored value.

Summary:

- **predict:** Passive, updates the UVM model without DUT access.
- mirror: Active, ensures consistency between the UVM model and the DUT.

e. Write(4'h5) and Predict(4'h3):

Output:

```
tc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_c
tc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_c
_top.env.agent_inst.d [DRV] Mode : Write WDATA : 5 ADDR : 0
_top.env.agent_inst.seqr@@cwr [WRITE::5] Desired Value = 5, Mirrored Value = 0
_top.env.agent_inst.seqr@@cwr [PREDICT::3] Desired Value = 3, Mirrored Value = 3
_top.env.agent_inst.m [MON] Mode : Write WDATA : 5 ADDR : 0
_top.env.s [SCO] DATA Stored Addr : 0 Data :5
```

f. Mirror(UVM_CHECK): Output:

```
UMM_INFO project.sv(217) @ 30: uvm_test_top.env.agent_inst.d [DRV] Mode : Mrite MDATA : S ADDR : 0

UMM_INFO project.sv(5135) @ 30: uvm_test_top.env.agent_inst.scqr@ewr [MRITE::5] Destred Value = 3, Mirrored Value = 3

UMM_INFO project.sv(2207) @ 70: uvm_test_top.env.agent_inst.scqr@ewr [MRITE::5] Destred Value = 3, Mirrored Value = 3

UMM_INFO project.sv(2207) @ 70: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : S ADDR : 0

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : S ADDR : 0

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : S ADDR : 0

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214) @ 30: uvm_test_top.env.agent_inst.n [MDN] Mode : Northe MDATA : 5

UMM_INFO project.sv(214)
```

The error occurs because the predicted value in the UVM model was set to 4'h3, without reflecting the actual state of the register inside the DUT. When the mirror() method is called, it reads the current value from the DUT's register and compares it to the mirrored value in the UVM model using the UVM_CHECK option. If a mismatch is detected between the DUT value and the mirrored value, UVM_CHECK reports an error. After reporting the error, the mirrored value in the UVM model is updated to match the DUT's register value.

g. Observation:

First, a constant value of 4'h5 is written to the DUT using the write() method. Next, the predicted value in the UVM model is set to 4'h3, which updates the mirrored value field in the model. When the mirror() method is invoked with the UVM_CHECK option, it detects a mismatch between the mirrored value in the model and the actual value in the DUT.

This mismatch triggers an error report. After reporting the error, the **mirror()** method updates the mirrored value in the UVM model to match the actual value in the DUT.

> FRONT_DOOR Access:

a. FRONTDOOR Wr/Rd using ctrl_wr and ctrl_rd Sequences:

Output:

```
(Specify +UWM_NO_RELNOTEs to turn off this notice)

LWM_INFO g8 9: reporter [MINIT] Running test test...

LWM_INFO /usr/symposys/vs-1-2816.86//stc/uwm-1:2/base/uwm_spell_chkr.svh(123) @ 8: reporter [UWM/CONFIGES/SPELLCHK] include_coverage not located, did you nean vif

LWM_INFO /usr/symposys/vs-1-2816.86//stc/uwm-1:2/base/uwm_spell_chkr.svh(123) @ 8: reporter [UWM/CONFIGES/SPELLCHK] include_coverage not located, did you nean vif

LWM_INFO /usr/symposys/vs-1-2816.86//stc/uwm-1:2/base/uwm_spell_chkr.svh(123) @ 8: reporter [UWM/CONFIGES/SPELLCHK] include_coverage not located, did you nean vif

LWM_INFO /usr/symposys/vs-1-2816.86//stc/uwm-1:2/base/uwm_spell_chkr.svh(123) @ 8: reporter [UWM/CONFIGES/SPELLCHK] include_coverage not located, did you nean vif

LWM_INFO /usr/symposys/vs-1-2816.86//stc/uwm-1:2/base/uwm_spell_chkr.svh(123) @ 8: reporter [UWM/CONFIGES/SPELLCHK] include_coverage not located, did you nean vif

LWM_INFO /usr/symposys/vs-1-2816.86//stc/uwm-1:2/base/uwm_spell_chkr.svh(123) @ 8: reporter [UWM/CONFIGES/SPELLCHK] include_coverage not located, did you nean vif

LWM_INFO /usr/symposys/vs-1-2816.86//stc/uwm-1:2/base/uwm_spell_chkr.svh(123) @ 8: reporter [UWM/CONFIGES/SPELLCHK] include_coverage not located, did you nean vif

LWM_INFO project.sv(327) @ 38: uwm_test_top.env.agent_inst.d[DRM] hode: Write MoATA: 2 ADDR : 0

LWM_INFO project.sv(341) @ 39: uwm_test_top.env.agent_inst.d[DRM] hode: Write MoATA: 2 ADDR : 0

LWM_INFO project.sv(341) @ 39: uwm_test_top.env.agent_inst.d[DRM] hode: Write MoATA: 2 ADDR : 0

LWM_INFO project.sv(341) @ 39: uwm_test_top.env.agent_inst.d[DRM] hode: Write MoATA: 2 ADDR : 0

LWM_INFO project.sv(341) @ 310: uwm_test_top.env.agent_inst.d[DRM] hode: Write MoATA: 2 ADDR : 0

LWM_INFO project.sv(341) @ 310: uwm_test_top.env.agent_inst.d[DRM] hode: Write MoATA: 2 ADDR : 0

LWM_INFO project.sv(341) @ 310: uwm_test_top.env.agent_inst.d[DRM] hode: Write MoATA: 2 ADDR : 0

LWM_INFO project.sv(341) @ 310: uwm_test_top.env.agent_inst.d[DRM]

LWM_INFO project.sv(341) @ 310: uwm_test_t
```

■ Waveform:

```
| Signals | Valves |
```

Code:

```
bit [3:0] dv, mv; // Desired Value & Mirrored Values
    wdata = $urandom();
    regmodel.cntrl_inst.write(status, wdata, UVM_FRONTDOOR);
    //Check 'dv' and 'mv' Values
               dv = regmodel.cntrl_inst.get();
Get Desired Value
               mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("WRITE::FRONTDOOR", $sformatf(" Desired Value = %0d,
Mirrored Value = %0d ", dv, mv), UVM_NONE)
 endtask
endclass
class ctrl_rd extends uvm_sequence;
`uvm_object_utils(ctrl_rd)
reg_block regmodel;
function new (string name = "ctrl_rd");
 super.new(name);
endfunction
task body;
 uvm_status_e status;
 bit [3:0] rdata;
 bit [3:0] dv, mv; // Desired Value & Mirrored Values
   /////working with control
  regmodel.cntrl_inst.read(status, rdata, UVM_FRONTDOOR);
     //Check 'dv' and 'mv' Values
               dv = regmodel.cntrl_inst.get();
Get Desired Value
               mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("READ::FRONTDOOR", $sformatf(" Desired Value = %0d,
Mirrored Value = %0d ", dv, mv), UVM_NONE)
 endtask
endclass
```

> BACKDOOR Access:

a. Backdoor Access in UVM:

Backdoor access allows direct interaction with DUT signals using the simulator's database, bypassing the bus protocol. Write operations deposit values directly onto register signals, and read operations sample their current values. While this method avoids triggering control logic connected to the bus, it enables efficient signal manipulation without interfering with design transitions.

Benefits

➤ Backdoor access takes zero simulation time, as it avoids bus transactions.

- Useful for quickly verifying or initializing specific register states.
- > Speeds up verification by complementing the standard frontdoor protocol checks.

b. HDL Paths:

■ Code:

```
// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In the control of the physical Register in DUT

// In
```

c. BACKDOOR WRITE:

Output:

■ Code:

```
class ctrl_wr extends uvm_sequence;
`uvm_object_utils(ctrl_wr)
reg_block regmodel;
function new (string name = "ctrl_wr");
  super.new(name);
endfunction
task body:
  uvm_status_e status;
  bit [3:0] wdata;
  bit [3:0] dv, mv; // Desired Value & Mirrored Values
     wdata = $urandom();
     regmodel.cntrl_inst.write(status, wdata, UVM_BACKDOOR);
     //Check 'dv' and 'mv' Values
              dv = regmodel.cntrl_inst.get();
// Get Desired Value
              mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("WRITE::BACKDOOR", $sformatf(" Desired Value =
%0d, Mirrored Value = %0d ", dv, mv), UVM_NONE)
 endtask
endclass
```

d. Peek/Poke Methods:

Output:

```
UVM_INFO @ 8: reporter [RMINI] Running test test...
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELLCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/vcs-1-2016.06//etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGOB/SPELCHK] include_coverage not located, did you mean vif
UVM_INFO /usr/synopsys/
```

■ Code:

```
class ctrl_wr extends uvm_sequence;
```

```
`uvm_object_utils(ctrl_wr)
 reg_block regmodel;
function new (string name = "ctrl_wr");
  super.new(name);
endfunction
task body;
 uvm_status_e status;
 bit [3:0] wdata;
 bit [3:0] dv, mv; // Desired Value & Mirrored Values
    wdata = $urandom();
    regmodel.cntrl_inst.poke(status, wdata);
    //Check 'dv' and 'mv' Values
             dv = regmodel.cntrl_inst.get();
// Get Desired Value
             mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("POKE", $sformatf(" Desired Value = %0d, Mirrored
Value = %0d ", dv, mv), UVM_NONE)
endtask
endclass
////////////read data from control reg
class ctrl_rd extends uvm_sequence;
`uvm_object_utils(ctrl_rd)
reg_block regmodel;
function new (string name = "ctrl_rd");
 super.new(name);
endfunction
task body;
 uvm_status_e status;
 bit [3:0] rdata;
 bit [3:0] dv, mv; // Desired Value & Mirrored Values
  /////working with control
  regmodel.cntrl_inst.peek(status, rdata);
    //Check 'dv' and 'mv' Values
             dv = regmodel.cntrl_inst.get();
// Get Desired Value
             mv = regmodel.cntrl_inst.get_mirrored_value();
```

e. Poke & FRONTDOOR READ:

Output:

■ Code:

```
class ctrl_wr extends uvm_sequence;
`uvm_object_utils(ctrl_wr)
reg_block regmodel;
function new (string name = "ctrl_wr");
  super.new(name);
endfunction
task body;
  uvm_status_e status;
  bit [3:0] wdata;
  bit [3:0] dv, mv; // Desired Value & Mirrored Values
    wdata = $urandom();
     regmodel.cntrl_inst.poke(status, wdata);
     //Check 'dv' and 'mv' Values
              dv = regmodel.cntrl_inst.get();
// Get Desired Value
              mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("POKE", $sformatf(" Desired Value = %0d, Mirrored
Value = %0d ", dv, mv), UVM_NONE)
```

```
endtask
endclass
/////////////read data from control reg
class ctrl_rd extends uvm_sequence;
`uvm_object_utils(ctrl_rd)
reg_block regmodel;
function new (string name = "ctrl_rd");
 super.new(name);
endfunction
task body;
 uvm_status_e status;
 bit [3:0] rdata;
 bit [3:0] dv, mv; // Desired Value & Mirrored Values
  /////working with control
  regmodel.cntrl_inst.read(status, rdata, UVM_FRONTDOOR);
    //Check 'dv' and 'mv' Values
            dv = regmodel.cntrl_inst.get();
// Get Desired Value
             mv = regmodel.cntrl_inst.get_mirrored_value();
    `uvm_info("READ::FRONTDOOR", $sformatf(" Desired Value =
%0d, Mirrored Value = %0d ", dv, mv), UVM_NONE)
 endtask
endclass
```

f. FRONTDOOR Write & PEEK:

Output:

```
DWM_INFO @ 8: reporter [RMTST] Running test test...
DWM_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1.z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1.z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1.z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1.z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1.z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1.z/base/uwm_spell_chkr.svh(123) @ 8: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs-1_2016.06//etc/uwm-1.z/base/uwm-spell_chkr.svh(123) @ 25: reporter [UMY/CONFIGORS/SPELICHK] include_coverage not located, did you mean vif
UMY_INFO /usr/symopsys/cs
```

■ Code:

```
class ctrl_wr extends uvm_sequence;
`uvm_object_utils(ctrl_wr)
reg_block regmodel;
function new (string name = "ctrl_wr");
 super.new(name);
endfunction
task body;
 uvm_status_e status;
 bit [3:0] wdata;
 bit [3:0] dv, mv; // Desired Value & Mirrored Values
    wdata = $urandom();
regmodel.cntrl_inst.write(status, wdata, UVM_FRONTDOOR);
    //Check 'dv' and 'mv' Values
            dv = regmodel.cntrl_inst.get();
// Get Desired Value
            mv = regmodel.cntrl_inst.get_mirrored_value();
    `uvm_info("WRITE::FRONTDOOR", $sformatf(" Desired Value =
%0d, Mirrored Value = %0d ", dv, mv), UVM_NONE)
endtask
endclass
/////////////read data from control reg
```

```
class ctrl_rd extends uvm_sequence;
`uvm_object_utils(ctrl_rd)
reg_block regmodel;
function new (string name = "ctrl_rd");
 super.new(name);
endfunction
task body;
 uvm_status_e status;
 bit [3:0] rdata;
 bit [3:0] dv, mv; // Desired Value & Mirrored Values
  /////working with control
  regmodel.cntrl_inst.peek(status, rdata);
    //Check 'dv' and 'mv' Values
              dv = regmodel.cntrl_inst.get();
// Get Desired Value
              mv = regmodel.cntrl_inst.get_mirrored_value();
     `uvm_info("PEEK", $sformatf(" Desired Value = %0d, Mirrored
Value = %0d ", dv, mv), UVM_NONE)
endtask
endclass
```