**Module: UVM-2**

**Register Abstraction Layer**

**RAL**

Assignment 07

* **Purpose:**

| **predictor\_inst.adapter = adapter\_inst;** |
| --- |

The above statement assigns an adapter instance (adapter\_inst) to a predictor instance (predictor\_inst). Here's its purpose in detail:

### **1. Bridging Between DUT Transactions and UVM Registers**

* The **adapter** serves as a bridge between the transactions observed on the DUT’s interface (e.g., read or write operations) and the UVM register model.
* It translates the protocol-specific transactions (e.g., AHB, APB, AXI) into a format that the UVM register model understands.

### **2. Enabling the Predictor**

* The **predictor** uses the adapter to interpret transactions on the DUT bus and predict the resulting changes in the UVM register model.
* For example, if a write transaction is observed on the bus, the adapter translates the bus transaction into a register write operation, allowing the predictor to update the mirrored value in the UVM model.

### **In Summary**

The statement predictor\_inst.adapter = adapter\_inst; ensures that the predictor can translate DUT transactions into UVM register model updates using the adapter. This keeps the predictor's design simple, focusing solely on predicting changes rather than dealing with protocol-specific details. It allows the predictor to synchronize the register model accurately based on observed bus activity.