

VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY
FACULTY OF ELECTRICAL AND ELECTRONICS ENGINEERING

—o0o—



LABORATORY REPORT

Waveform generator

SUPERVISOR: Nguyễn Tuấn Hùng

SUBJECT: Digital signal processing on FPGA

GROUP: 08

List of Members

STT	MSSV	Họ Và Tên	Lớp
1	2213874	Nguyễn Thanh Tùng	L01
2	2210780	Nguyễn Đại Đồng	L01
3	2213496	Nguyễn Quốc Tín	L01

Ho Chi Minh, ../../20..

Contents

1	Hardware design and Implementation	1
1.1	Module Waveform Generator	1
1.1.1	Module Sine Waveform	1
1.1.2	Module Square Waveform	2
1.1.3	Module Triangle Waveform	3
1.1.4	Module Sawtooth Waveform	3
1.1.5	Module ECG Waveform	4
1.1.6	Module Waveform Generator	5
1.2	Module Control value	6

List of Figures

1.1	Block diagram for Module Sin_Wave.	1
1.2	Block diagram for Module Square_wave.	2
1.3	Block diagram for Module Triangle_wave.	3
1.4	Block diagram for Module Sawtooth_wave.	3
1.5	Block diagram for Module ECG_wave.	4
1.6	Block diagram for Module Waveform Generator.	5
1.7	Communication operations between the user and the Control Value Module. . .	6
1.8	Block diagram for Module Control value.	7

List of Tables

Chapter 1. Hardware design and Implementation

1.1 Module Waveform Generator

1.1.1 Module Sine Waveform




Figure 1.1: Block diagram for Module Sin_Wave.

1 HARDWARE DESIGN AND IMPLEMENTATION

1.1.2 Module Square Waveform




Figure 1.2: Block diagram for Module Square-wave.

1 HARDWARE DESIGN AND IMPLEMENTATION

1.1.3 Module Triangle Waveform




Figure 1.3: Block diagram for Module Triangle_wave.

1.1.4 Module Sawtooth Waveform




Figure 1.4: Block diagram for Module Sawtooth_wave.

1 HARDWARE DESIGN AND IMPLEMENTATION

1.1.5 Module ECG Waveform




Figure 1.5: Block diagram for Module ECG_wave.

1.2 Module Control value




Figure 1.7: Communication operations between the user and the Control Value Module.

1 HARDWARE DESIGN AND IMPLEMENTATION




Figure 1.8: Block diagram for Module Control value.