VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY FACULTY OF ELECTRICAL AND ELECTRONICS ENGINEERING



LABORATORY REPORT

Waveform generator

SUPERVISOR: Nguyễn Tuấn Hùng

SUBJECT: Digital signal processing on FPGA

GROUP: 08

List of Members

STT	MSSV	Họ Và Tên	Lớp
1	2213874	Nguyễn Thanh Tùng	L01
2	2210780	Nguyễn Đại Đồng	L01
3	2213496	Nguyễn Quốc Tín	L01

Ho Chi Minh, ../../20..

Contents

1	Har	dware design and Implementation	1
	1.1 Module Waveform Generator		
		1.1.1 Module Sine Waveform	1
		1.1.2 Module Square Waveform	2
		1.1.3 Module Triangle Waveform	3
		1.1.4 Module Sawtooth Waveform	3
		1.1.5 Module ECG Waveform	4
		1.1.6 Module Waveform Generator	5
	1.2	Module Noise	6
	1.3	Module Control value	7
		1.3.1 Module I^2C trans	9
		1.3.2 Module Audio Codec config	10
		1.3.3 Module Audio Codec data	12
\mathbf{L}	\mathbf{ist}	of Figures	
	1.1	Block diagram for Module Sin_Wave	1
	1.2	Block diagram for Module Square_wave	2
	1.3	Block diagram for Module Triangle_wave	3
	1.4	Block diagram for Module Sawtooth_wave	3
	1.5	Block diagram for Module ECG_wave	4
	1.6	Block diagram for Module Waveform Generator	5
	1.7	Block diagram for Module LFSR	6
	1.8	Communication operations between the user and the Control Value Module	7
	1.9	Block diagram for Module Control value	8

1.10	FSM control Module I ² C trans	9
1.11	Block diagram for Module I 2 C trans	9
1.12	FSM control Module Aduio Codec config	10
1.13	Block diagram for Module Audio Codec config	11
1.14	FSM control Module Aduio Codec data	12
1.15	Block diagram for Module Audio Codec data	12

List of Tables

Chapter 1. Hardware design and Implementation

1.1 Module Waveform Generator

1.1.1 Module Sine Waveform




Figure 1.1: Block diagram for Module Sin_Wave.

DSP on FPGA Page 1 — 12

$1.1.2\ Module\ Square\ Waveform$




Figure 1.2: Block diagram for Module Square_wave.

DSP on FPGA Page 2-12

1 HARDWARE DESIGN AND IMPLEMENTATION

1.1.3 Module Triangle Waveform




Figure 1.3: Block diagram for Module Triangle_wave.

1.1.4 Module Sawtooth Waveform




Figure 1.4: Block diagram for Module Sawtooth_wave.

DSP on FPGA Page 3 — 12

1 HARDWARE DESIGN AND IMPLEMENTATION

1.1.5 Module ECG Waveform




Figure 1.5: Block diagram for Module ECG_wave.

DSP on FPGA Page 4 — 12

1.1.6 Module Waveform Generator




Figure 1.6: Block diagram for Module Waveform Generator.

DSP on FPGA Page 5-12

1.2 Module Noise




Figure 1.7: Block diagram for Module LFSR.

DSP on FPGA Page 6 — 12

1.3 Module Control value




Figure 1.8: Communication operations between the user and the Control Value Module.

DSP on FPGA Page 7 — 12




Figure 1.9: Block diagram for Module Control value.

DSP on FPGA Page 8-12

1.3.1 Module I²C trans




Figure 1.10: FSM control Module I^2C trans.




Figure 1.11: Block diagram for Module I^2C trans.

DSP on FPGA Page 9 — 12

1.3.2 Module Audio Codec config




Figure 1.12: FSM control Module Aduio Codec config.

DSP on FPGA Page 10-12




Figure 1.13: Block diagram for Module Audio Codec config.

DSP on FPGA Page 11-12

1.3.3 Module Audio Codec data




Figure 1.14: FSM control Module Aduio Codec data.




Figure 1.15: Block diagram for Module Audio Codec data.

DSP on FPGA Page 12 — 12