

VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY  
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY  
FACULTY OF ELECTRICAL AND ELECTRONICS ENGINEERING



---

BIG PROJECT 2 REPORT

# FPGA Implementation of 8-Point FFT - Digital System Design

---

SUPERVISOR: Nguyễn Trung Hiếu

SUBJECT: Digital System Design  
and Verification

GROUP: 08

## List of Members

STT	MSSV	Họ Và Tên	Lớp
1	2210780	Nguyễn Đại Đồng	L01
2	2213874	Nguyễn Thanh Tùng	L01
3	2213496	Nguyễn Quốc Tín	L01

Ho Chi Minh, ../../20..

# Mục lục

<b>1</b>	<b>Theorical Background</b>	<b>1</b>
<b>2</b>	<b>RTL Implementation Strategy</b>	<b>2</b>
2.1	IEEE 754 Single-Precision Floating-Point Adder/Subtractor Design . . . . .	2
2.2	IEEE 754 Single-Precision Floating-Point Multiplier Design . . . . .	4
2.3	Radix-2 Butterfly Processing Unit (BPU) Design . . . . .	5
2.4	8-Point FFT Processor Top-Level Architecture . . . . .	6

## Danh sách hình vẽ

2.1	Algorithmic flowchart of the IEEE 754 Floating-Point Adder/Subtractor. . . . .	2
2.2	Top-level hardware architecture of the 32-bit Floating-Point Adder/Subtractor. .	3
2.3	Algorithmic flowchart of the IEEE 754 Floating-Point Multiplier. . . . .	4
2.4	Top-level hardware architecture of the 32-bit Floating-Point Multiplier. . . . .	5


## Danh sách bảng

## List of Listings

## Chapter 1. Theoretical Background


## Chapter 2. RTL Implementation Strategy

### 2.1 IEEE 754 Single-Precision Floating-Point Adder/Subtractor Design




Hình 2.1: Algorithmic flowchart of the IEEE 754 Floating-Point Adder/Subtractor.

## 2 RTL IMPLEMENTATION STRATEGY




Hình 2.2: Top-level hardware architecture of the 32-bit Floating-Point Adder/Subtractor.

## 2.2 IEEE 754 Single-Precision Floating-Point Multiplier Design



Hình 2.3: Algorithmic flowchart of the IEEE 754 Floating-Point Multiplier.

## 2 RTL IMPLEMENTATION STRATEGY




Hình 2.4: Top-level hardware architecture of the 32-bit Floating-Point Multiplier.

### 2.3 Radix-2 Butterfly Processing Unit (BPU) Design

$$(a + jb) * (c + jd) = (ad + bc) - j(ad - bc)$$

## 2 RTL IMPLEMENTATION STRATEGY



Hình 2.5: Structure of Radix-2 Butterfly Processing Unit (BPU).

### 2.4 8-Point FFT Processor Top-Level Architecture