
CS-235: Computer Organization & Assembly Language

Introduction to 8088/8086 Architecture 🦇





Engr. Taufique-ur-Rehman Muhammad Imran Abeel <taufique.rehman@seecs.edu.pk> <imran.abeel@seecs.edu.pk>



Modes of operation

8086/8088 can be configured in two modes:

The minimum mode:

• Used for single processor system, where 8086/8088 directly generates all the necessary control signals

The maximum mode:

• Designed for multiprocessor systems, where an additional "Bus Controller" IC is required to generate the control signals. The processor controls the Bus controller using status codes



Pinout of 8086





FIGURE 9–1 (a) The pin-out of the 8086 in maximum mode; (b) the pin-out of the 8086 in minimum mode.

(a)



8086MIN

(b)

[3]




Pinout of 8086

Clock (pin 19)

• 8284 clock generator IC is connected to 8086/8


Reset (pin 21)

- Reboots the microprocessor Vcc (pin 40)
- Supply voltage
 GND (Pin no. 1 & 20)
- Common Ground
 MN/MAX (pin 33)
- Select either minimum mode or maximum mode





Pinout of 8086



- 8088 operates at 5MHz to 8MHz
- 8086 operates at 5MHz to 10MHz




Fanout

- Fanout: Maximum number of digital inputs that a single logic gate can feed.
- Most TTL gates have fan-out of 10.
- In-order to extend number of connection beyond fan-out range, buffers are used.








T4 T1 T2 T3 Muxed AD0 Data 8 AD lines AD7 Latch (Transparent) ALE Delay Demuxed A0-A7 A0-7 [7]














Figure 9-5. Address, Data, and Control Buses in 8088-based System

[10]



• Before the 8086/8088 microprocessors can be used with memory or I/O interfaces, their multiplexed buses m ust be demultiplexed.




FIGURE 9–5 The 8088 microprocessor shown with a demultiplexed address bus. This is the model used to build many 8088-based systems.



• Before the 8086/8088 microprocessors can be used with memory or I/O interfaces, their multiplexed buses m ust be demultiplexed.





FIGURE 9–5 The 8088 microprocessor shown with a demultiplexed address bus. This is the model used to build many 8088-based systems.




Using the ALE signal to Demultiplex:

-The Address lines A0-7 from the AD0-7 muxed bus -The A16-19 lines from the A16/S3-A19/S6 muxed bus




Memory write cycle for the 8088 (non-muxed line are not shown)

Data and address lines must remain valid and stable for the duration of the cycle +5V






De-multiplexing 8086 data/address bus



[14]




Fully DeMuxed & buffered 8088





Fully DeMuxed & buffered 8086





Book reference

- •Intel microprocessor by Barry B. Brey.
- Chapter 9

Questions?

THANK YOU!