
# Designing Embedded Systems with PIC Microcontrollers: Principles and Applications

2<sup>nd</sup> Edition. Tim Wilmshurst.



## Chapter 7 Larger Systems and the PIC 16F873A

The aims of this chapter are to introduce:

- The architecture of the 16F873A microcontroller;
- The 16F873A memory map;
- The 16F873A interrupt structure;
- The use of the Microchip in-circuit debugger.


Instructors using *Designing Embedded Systems with PIC Microcontrollers* are welcome to use or change these slides as they see fit. Feedback, to <u>t.j.wilmshurst@derby.ac.uk</u>, is welcomed.


The copyright to all diagrams is held by Microchip Technology, or T. Wilmshurst, unless otherwise stated

#### The 16F87XA Microcontroller - Some Overview Information

	Prog	ıram Memory	Data	EEDBOM		40 bit	ССР	N	ISSP		Timore	
Device	Bytes	# Single Word Instructions	SRAM (Bytes)	(Bytes)	I/O	10-bit A/D (ch)		SPI	Master I <sup>2</sup> C	USART	Timers 8/16-bit	Comparators
PIC16F873A	7.2K	4096	192	128	22	5	2	Yes	Yes	Yes	2/1	2
PIC16F874A	7.2K	4096	192	128	33	8	2	Yes	Yes	Yes	2/1	2
PIC16F876A	14.3K	8192	368	256	22	5	2	Yes	Yes	Yes	2/1	2
PIC16F877A	14.3K	8192	368	256	33	8	2	Yes	Yes	Yes	2/1	2


The 16F873A is one of a group of 4 very similar 16 Series PIC microcontrollers. It comes in the smaller of two package sizes, and has the smallest memory.






#### The PIC 16F873A Block Diagram

As a direct "big brother" of the 16F84A, it should be possible to recognise all the features of the smaller device in the larger 16F873A.





## The Status Register


R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0


- bit 7 IRP: Register Bank Select bit (used for indirect addressing)
  - 1 = Bank 2, 3 (100h-1FFh)
  - 0 = Bank 0, 1 (00h-FFh)
- bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)
  - 11 = Bank 3 (180h-1FFh)
  - 10 = Bank 2 (100h-17Fh)
  - 01 = Bank 1 (80h-FFh)
  - 00 = Bank 0 (00h-7Fh)
  - Each bank is 128 bytes.
- bit 4 TO: Time-out bit
  - 1 = After power-up, CLRWDT instruction or SLEEP instruction
  - 0 = A WDT time-out occurred
- bit 3 PD: Power-down bit
  - 1 = After power-up or by the CLRWDT instruction
  - 0 = By execution of the SLBEP instruction
- bit 2 Z: Zero bit
  - 1 = The result of an arithmetic or logic operation is zero
  - 0 = The result of an arithmetic or logic operation is not zero
- bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)


(for borrow, the polarity is reversed)

- 1 = A carry-out from the 4th low order bit of the result occurred
- 0 = No carry-out from the 4th low order bit of the result
- bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
  - 1 = A carry-out from the Most Significant bit of the result occurred
  - 0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high, or low order bit of the source register.







The Data Memory
Map, including the
Special Function
Registers

Indirect addr.(\*) Indirect addr.(\*) 00h 80h OPTION REG TMR0 01h 81h 02h PCL PCL 82h STATUS 03h STATUS 83h 04h **FSR** FSR 84h PORTA 05h TRISA 85h PORTB 06h TRISB 86h PORTC 07h TRISC 87h PORTD<sup>(1)</sup> TRISD(1) 08h 88h PORTE(1) 09h TRISE(1) 89h PCLATH 0Ah **PCLATH** 8Ah 0Bh INTCON INTCON 8Bh PIR1 0Cn PIE1 8Ch PIR2 0Dh PIE2 8Dh TMR1L 0Eh PCON 8Eh TMR1H 0Fh 8Fh T1CON 10h 90h TMR2 11h SSPCON2 91h 12h T2CON PR2 92h SSPBUF 13h SSPADD 93h SSPSTAT SSPCON 14h 94h CCPR1L 15h 95h CCPR1H 16h 96h CCP1CON 17h 97h RCSTA 18h TXSTA 98h TXREG 19h SPBRG 99h **RCREG** 1Ah 9Ah CCPR2L 1Bh 9Bh CCPR2H 1Ch CMCON 9Ch CVRCON CCP2CON 1Dh 9Dh 1Eh ADRESL ADRESH 9Eh 1Fh ADCON0 ADCON1 9Fh 20h A0h General Purpose Register General Purpose Register 80 Bytes 96 Bytes EF F0h accesses 70h-7Fh 7Fh Bank 1 Bank 0

100h	Indirect addr.(*)	180h
101h	OPTION_REG	181h
102h	PCL	182h
103h	STATUS	183h
104h	FSR	184h
105h		185h
106h	TRISB	186h
107h		187h
108h		188h
109h		189h
10Ah	PCLATH	18Ah
10Bh	INTCON	18Bh
10Ch	EECON1	18Ch
10Dh	EECON2	18Dh
10Eh	Reserved <sup>(2)</sup>	18Eh
10Fh	Reserved <sup>(2)</sup>	18Fh
110h		190h
111h		191h
112h		192h
113h		193h
114h		194h
115h		195h
116h		196h
117h	General	197h
118h		198h
119h	16 Bytes	199h
11Ah	_	19Ah
11Bh		19Bh
11Ch		19Ch
11Dh		19Dh
11Eh		19Eh
11Fh		19Fh
120h		1A0h
	General	
	Purpose	
	Register	
	80 Bytes	
16Eb		1EFh
1	2002000	1F0h
17Fh		1FFh
	Bank 3	
	101h 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch 10Dh 110h 111h 112h 113h 114h 115h 116h 117h 118h 119h 11Ah 11Bh 11Ch 11Dh 11Eh 11Fh 11Ch 11Fh 11Ch 11Fh 11Ch 11Ch 11C	101h OPTION_REG 102h PCL 103h STATUS 104h FSR 105h 106h TRISB 107h 108h 109h 10Ah PCLATH 10Bh INTCON 10Ch EECON1 10Dh Reserved(2) 10Eh Reserved(2) 10Fh Reserved(2) 110h 111h 112h 113h 114h 115h 116h 117h General Purpose Register 119h 116h 11Bh 11Ch 11Bh 11Ch 11Dh 11Eh 11Fh 120h General Purpose Register 80 Bytes 16Fh 170h accesses 70h - 7Fh

Areas of immediate interest

Understanding the Banked Addressing

	***				***	1	441	
	Indirect addr. <sup>(*)</sup>	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
	TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
	PCL	02h	PCL	82h	PCL	102h	PCL	182h
	STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
	FSR	04h	FSR	84h	FSR	104h	FSR	184h
	PORTA	05h	TRISA	85h		105h		185h
	PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
	PORTC	07h	TRISC	87h		107h		187h
	PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188h
	PORTE(1)	09h	TRISE <sup>(1)</sup>	89h		109h		189h
	PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
	INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
	PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
	PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
	TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
	TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
	T1CON	10h		90h		110h		190h
	TMR2	11h	SSPCON2	91h		111h		191h
	T2CON	12h	PR2	92h		112h		192h
	SSPBUF	13h	SSPADD	93h		113h		193h
	SSPCON	14h	SSPSTAT	94h		114h		194h
	CCPR1L	15h	<u>†</u>	95h		115h		195h
	COPR1H	16h		96h	<b>/</b>	116h		196h
	CCP1CON	17h		97h	/ General	117h	General	197h
_	TATUA DEC				4001- 4001-	,	•	,

REGISTER 2-1:	STATUS R	REGISTER	(ADDRES	S 03h, 8 <mark>3</mark>	h, 103h, 183h	1)		
	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
	IRP	RP1	RP0	тø	PD	Z	DC	С
	bit 7							bit 0
bit 7	IRP: Regist	ter Bank Se	lect bit (use	d for indired	t addressing)			
		, 3 (100h-1F	1- /					
		, 1 (00h-FFh	1 //					
bit 6-5		_ \		ts (used for	direct addressi	ng)		
		3 (180h <del>\</del> 1FF	1 - /					
	10 = Bank	2 (100h- <mark>1</mark> 7F	h)'					
	01 = Bank	1 (80h-FFh)	I					
	00 = Bank	0 (00h-7Fh)						
	Each bank	is 128 bytes	S.					
	Bank 0		Bank 1		Bank 2		Bank 3	

### Parallel Input/Output Ports 4 SFRs for the 16F873A Parallel Ports


	]
PORTA	05h
PORTB	06h
PORTC	07h
PORTD <sup>(1)</sup>	08h
PORTE <sup>(1)</sup>	09h
	l

TRISA	85h
TRISB	86h
TRISC	87h
TRISD <sup>(1)</sup>	88h
TRISE <sup>(1)</sup>	89h

The SFR named PORTX holds the input/output data for the port, ie it holds all the "Data Latch" bits for that port.

The SFR named TRISX holds all the "TRIS Latch" bits for that port. The bits can be set independently, so one can be input while another output. They cannot be both at the same time.

Port A, B and C pin connections can easily be found on the pin diagram. Note that many pins have several functions, as indicated on the diagram.



## The 16F873A Configuration Word


R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
CP	_	DEBUG	WRT1	WRT0	CPD	LVP	BOREN	_	_	PWRTEN	WDTEN	Fosc1
bit 13												
bit 13		<b>CP</b> : Flasi 1 = Code 0 = All pr	e protecti	on off			ction bit					
bit 12		Unimple	-	-								
bit 11		1 = In-Ci	DEBUG: In-Circuit Debugger Mode bit 1 = In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins 0 = In-Circuit Debugger enabled, RB6 and RB7 are dedicated to the debugger									
bit 10-9		WRT1:W	/RT0 Fla	sh Progr	am Mer	nory W	rite Enable	bits				
		10 = 000 01 = 000 00 = 000 For PIC1 11 = Writ 10 = 000 01 = 000	te protec 10h to 001 10h to 071 10h to 0F 6F873A/ te protec 10h to 001 10h to 031	tion off; FFh writ FFh writ FFh writ '874A: tion off; FFh writ FFh writ	e-proted e-proted e-proted all progd e-proted e-proted	eted; 01 eted; 08 eted; 10 ram me eted; 01 eted; 04	00h to 1FF 00h to 1FF 00h to 1FF mory may 00h to 0FF 00h to 0FF	Fh ma Fh ma Fh ma be writ Fh ma	ay be way be way be way be way ten to ay be way be	by EECON written to by written to by by EECON written to by written to by written to by	EECON of EECON of control EECON of EECON of	control control control control
bit 8					-		tection bit		,	,		
		1 = Data 0 = Data										
bit 7		1 = RB3/	LVP: Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit  1 = RB3/PGM pin has PGM function; low-voltage programming enabled  0 = RB3 is digital I/O, HV on MCLR must be used for programming									
bit 6		BOREN:	Brown-c	ut Rese	t Enable	e bit						
		1 = BOR 0 = BOR										
bit 5-4		Unimple	mented:	: Read a	s '1'							
bit 3		1 = PWR 0 = PWR	RT disable	ed	er Enabl	e bit						
bit 2		<b>WDTEN</b> : 1 = WDT 0 = WDT	enabled	ı	Enable	bit						
bit 1-0		Fosc1:F0 11 = RC 10 = HS 01 = XT 00 = LP	oscillato oscillato oscillator	r r	Selectio	n bits						


R/P-1

Fosc0

bit0

16F873A Interrupt Structure Here the minimalist structure of the 16F84A is seen extended to make something much larger. All interrupts are routed ultimately through to the single interrupt vector, seen in the program memory map.





Note 1: PSP interrupt is implemented only on PIC16F874A/877A devices.

#### 16F873A INTCON Register

With 15 interrupt sources, the INTCON register can only hold a small proportion of all flags and enable bits. PEIE is the *Peripheral Interrupt Enable Bit*, acting as a subsidiary Global Enable, to all those interrupt sources upstream of the AND gate it drives. It must be set to 1 if *any* of the "upstream" interrupts are to be used.


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							bit 0

- bit 7 GIE: Global Interrupt Enable bit
  - 1 = Enables all unmasked interrupts
  - o = Disables all interrupts
- bit 6 PEIE: Peripheral Interrupt Enable bit
  - 1 = Enables all unmasked peripheral interrupts
  - 0 = Disables all peripheral interrupts
- bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit
  - 1 = Enables the TMR0 interrupt
  - o = Disables the TMR0 interrupt
- bit 4 INTE: RB0/INT External Interrupt Enable bit
  - 1 = Enables the RB0/INT external interrupt
    - o = Disables the RB0/INT external interrupt
- bit 3 RBIE: RB Port Change Interrupt Enable bit
  - 1 = Enables the RB port change interrupt
  - 0 = Disables the RB port change interrupt
- bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit
  - 1 = TMR0 register has overflowed (must be cleared in software)
  - 0 = TMR0 register did not overflow
- bit 1 INTF: RB0/INT External Interrupt Flag bit
  - 1 = The RB0/INT external interrupt occurred (must be cleared in software)
  - 0 = The RB0/INT external interrupt did not occur
- bit 0 RBIF: RB Port Change Interrupt Flag bit
  - 1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).
  - 0 = None of the RB7:RB4 pins have changed state

#### 16F873A PIE1/PIR1 (Peripheral Interrupt Enable/ Peripheral Interrupt Request) Registers

PIR1 0Ch PIE1 8C				
	INTCON	0Bh	INTCON	8Bh
	PIR1	0Ch	PIE1	8Ch
PIR2   ODh   PIE2   8D	PIR2	0Dh	PIE2	8Dh

To augment the INTCON register, *four* SFRs are added - PIE1 and PIE2 for enable bits and located in memory bank 1; and PIR1 and PIR2 in memory bank 0, holding the flag bits. PIE1 and PIR1 each follow the same pattern, as do PIE2 and PIR2. All active bits are reset to 0 on any form of power up.



<sup>\*</sup> Must be cleared in software

<sup>\*\* 16</sup>F874/7 only. Reserved in 16F873/6

#### 16F873A PIE2/PIR2 Registers

bit 7	bit 0			
			PIE2	PIR2
			(Enable Bits)	(Flag Bits)
		CCP2	CCP2IE	CCP2IF
		Unimplemented	read as 0	read as 0
		Unimplemented	read as 0	read as 0
		<b>Bus Collision</b>	<b>BCLIE</b>	<b>BCLIF</b>
		EEPROM Write	EEIE	EEIF*
		Unimplemented	read as 0	read as 0
		Comparator	<b>CMIE</b>	CMIF*
		Unimplemented	read as 0	read as 0

<sup>\*</sup> Must be cleared in software

## An Interrupt Example


Program Example 10.3 uses 2 interrupts. Work out from this program fragment how they are applied.

```
piel,sspie
                                             ; enable I2C interrupt
        bsf
        bcf
                           intcon, rbif
                                             ; clear pending interrupts
        bcf
                           pirl,sspif
                           intcon, rbie
        bsf
                           intcon, peie
        bsf
                           intcon, gie
        bsf
                  loop
                                    ;await keypad and I2C interrupts
qool
         goto
;This is ISR, caused by keypad or I2C address match.
; Does not context save, as all action is in ISRs.
Interrupt_SR btfsc intcon, rbif
                                    ; is it keypad interrupt?
         goto
                 kpad ISR
; Here if interrupt is I2C, either address match (Ack sent automatically)
;OR further received byte has been detected.
; check whether this byte was address or data
                  status, rp0
        bsf
        btfsc
                  sspstat,d a
                                    ; go if word was data
        goto
                  ISR1
. . .
                 pir1,sspif
        bcf
                                  clear interrupt bit, and end ISR
        retfie
; Here if data byte has been detected, word is hence already in buffer.
                 dig_pntr_set ;sort display pointer
ISR1
         call
. . .
                 pir1,sspif
        bcf
                                  clear interrupt bit
        retfie
; here if sending I2C word. Send byte held in kpad char
Send I2C bcf
                  status, rp0
. . .
        bcf
                 pir1,sspif
                                  ;clear interrupt bit
        retfie
```

#### PIC 16F873A Port A Pin Driver Circuits

Pins RA0, 1, 2, and 3


The port is shared between general-purpose bidirectional digital data, the Analog to Digital Converter (ADC) module, and comparators. On power-up the port bits are set as <u>analog</u> inputs. To use the port for digital purposes the ADCON0 register, must be set appropriately. Timer 0 input is on bit 4.




Pin RA5

### Port B Pin Driver Circuits

A straightforward port, except that bits 3, 6 and 7 are used for In Circuit Serial Programming (ICSP). If ICSP is used, the designer must either not use these pins for any other purpose, or use them in such a way that they are still available ICSP.






RB3 to RB0

RB7 to RB4

## Port C Pin Driver Circuits


The most complex of the 16F873A ports, all inputs have Schmitt trigger inputs. Aside from general-purpose i/o, Port C pins are shared with some of the more complex microcontroller peripherals, including serial communication.




RC4, 3 Pins

RC7 to RC5, RC2 to RC0 Pins

#### Test and Commission: Layers of Dependence in an Embedded System



System does not function, in any way



The host computer is linked to the target system via a special adaptor unit or pod. The ICD is controlled from the host computer, which must be running MPLAB. The ICD2 pod links to the host computer via a USB cable, and connects to the target system via another cable, having five interconnections. These are shown in the diagram, and are the same as those for ICSP, except that the low voltage programming pin, bit 3 of Port B is not used. The internal microcontroller resources needed by the ICD are also shown, and include elements of program memory, data memory, and the stack. The ICD2 can be used in two distinct modes – debugger and programmer.



Example 6xAA Alk. Power On Switch Study all details of design – the Program Example 1uF Derbot AGV Power in 7.1 100u, 10V Connector tant. C1 24k R1 R3 R4 24k 24k Right Reset uswitch 1 uswitch 2 MCLR RB7 RA0 RB6 - ICD2 RA1 RB5 RA2 RB4 RA3 RB3 RB2 RA4 0<sub>6</sub>(nc) RA5 RB1 Vss RB0 100n 820R Diagnostic LEDs Osc1 Vdd Osc2 Vss RC0 RC7 C3 RC1 RC6 820R RC2 RC5 RC3 RC4 16F873A / R13 piezo sounder End of 24k ZVN4206 Lecture Mode switch TR1 **DERBOT AGV** Note Intermediate Assembly Stage 1 TJW Rev.30.10.05