

NVIDIA Jetson Nano Fuse Specification

Application Note

Document History

DA-09697-001_v1.0

| Version | Date | Description of Change |
|---------|-------------------|-----------------------|
| 1.0 | February 28, 2020 | Initial Release |

Table of Contents

| System RequirementsFuse Variables3Manufacturing Programmable Fuses3ODM Production Mode5ARM JTAG Disable5ARM Debug Authentication Signals5Secure Boot Key6Device Key7Skip Boot Device Selection Straps7Boot Device Selection7 | Introduction | 1 |
|--|----------------------------------|---|
| Manufacturing Programmable Fuses3ODM Production Mode5ARM JTAG Disable5ARM Debug Authentication Signals5Secure Boot Key6Device Key7Skip Boot Device Selection Straps7Boot Device Selection7 | System Requirements | 2 |
| ODM Production Mode | Fuse Variables | 3 |
| ODM Production Mode | Manufacturing Programmable Fuses | 3 |
| ARM Debug Authentication Signals. 5 Secure Boot Key. 6 Device Key. 7 Skip Boot Device Selection Straps. 7 Boot Device Selection . 7 | | |
| Secure Boot Key | ARM JTAG Disable | 5 |
| Secure Boot Key | ARM Debug Authentication Signals | 5 |
| Device Key | | |
| Skip Boot Device Selection Straps | Device Key | 7 |
| Boot Device Selection | | |
| | Boot Device Selection | 7 |
| Boot Device Information/ | Boot Device Information | |
| Watchdog Enable9 | Watchdog Enable | 9 |
| PCK Disable9 | | |
| ODM Field Programmable Fuses9 | ODM Field Programmable Fuses | 9 |

List of Tables

| Table 1. | Fuse Name and Descriptions | 4 |
|----------|---|---|
| | ARM Debug Authentication Signals | |
| Table 3. | Boot Device Selection (FUSE_RESERVED_SW[2:0]) | 7 |
| Table 4. | Boot Device Configuration (FUSE_BOOT_DEVICE_INFO[13:0]) | 7 |
| Table 5. | PKC Disable (FUSE_PKC_DISABLE [0]) | 9 |
| Table 6. | Field Programmable Fuses | 9 |

Introduction

This application note provides a technical overview of the issues and considerations related to the NVIDIA® Jetson Nano™ Fuse Specification.

NVIDIA Jetson Nano includes customer/Original Device Manufacturer (ODM)-programmable fuses which are used to store security keys and ODM system design configuration options. Fuses are divided into 2 distinct areas:

- Manufacturing Fuses (For example; security keys, boot options, etc.)
- ▶ ODM Field Fuses (For example; defined by software for rollback protection, etc.)

Each logical fuse setting (except for spare fuses) is controlled by two physical fuses that are programmed simultaneously. This embedded hardware redundancy ensures that the programmed fuse state is read correctly after power-on reset. A similar redundancy is performed in software for spare fuses. All fuses default values are Logic 0 when not programmed. After they are programmed, they represent a Logic 1.

System Requirements

Jetson Nano contains all the power and logic to program the onboard fuses. The system designer does not have to make any provision on their own system design.

Fuse Variables

Jetson Nano contains the following two types of fuses for ODM use.

- ▶ Those that configure the device and must be programmed during the manufacturing process before the product is released to the end user.
- Those that may be programmed during the lifetime of the product by the ODM for software to use. An example of this is to increment a value for software updates to prevent users from using a previous version of software or storing a serial number or date of first use.

Manufacturing Programmable Fuses

Jetson Nano contains multiple manufacturing fuses that control different items for security and boot. These fuses must be programmed during the manufacturing process. The ODM Production Mode fuse (AKA Security Mode) should always be programmed by the ODM on the manufacturing line before the product is shipped to the end user. This fuse acts as a master lock for all of the manufacturing fuses. Once programmed, it locks the values of the other manufacturing fuses. They cannot be programmed once the ODM Production Mode fuse has been programmed.

Table 1 summarizes available fuse settings and values for each.



Note: All ODM fuses have the value of 0 (zero) when shipped to a customer.



CAUTION: Programming a fuse (changing the value of a fuse from 0 to 1) is non-reversible. Once a fuse bit is programmed (set to 1), you cannot change the fuse value from 1 to 0. For example: A value of 1 (0x0001) can be changed to 3 (0x0011) or 7 (0x0111). It cannot however be changed to a value of 4 (0x0100) since Bit 0 is already programmed to 1.

Fuse burning must be done without a system reset between different phases.

Fuse Name and Descriptions Table 1.

| Fuse Name | Fuse Description | Bit Length | Notes |
|--|---|------------|----------------------|
| FUSE_SECURITY_MODE [0] | ODM Production Mode Also known as ODM Security Mode. This fuse write- protects all manufacturing device fuses against any further fuse programming and also hides the SBK and DK values. This fuse must be programmed last. | 1 | |
| FUSE_ARM_JTAG_DIS[0] | ARM JTAG Disable Disables future use of ARM JTAG debug port. When this fuse is programmed, access to the ARM JTAG debug port is permanently disabled. | 1 | Note 3 |
| FUSE_ODM_INFO[12:8] | ARM Debug Authentication Provides fine control of ARM debug capabilities Programming one of these fuses permanently disables the equivalent debug capability (refer to DFD documentation for details): Bit 12 forces dbgen to 0 Bit 11 forces niden to 0 Bit 10 forces spiden to 0 Bit 9 forces deviceen to 0 | 5 | Note 3 |
| FUSE_PRIVATE_KEY0 [31:0] // FUSE_PRIVATE_KEY3 [31:0] | Secure Boot Key (SBK) Stores an ODM-supplied secure boot key for each chip. Used in conjunction with the DK to create a Secure Storage Key (SSK). Example: "0xABCDEF" input value is represented as "0x0000000000000000000000000000ABCDEF" | 128 | Notes 1, 3, and 4 |
| FUSE_PRIVATE_KEY4 [31:0] | Device Key (DK) Stores an ODM-supplied device key for each chip. Used in conjunction with the SBK to create a Secure Storage Key. Example: "0x1234" input value is represented as "0x00001234" | 32 | Notes 3, and 4 |
| FUSE_PUBLIC_KEY0 [31:0] // FUSE_PUBLIC_KEY7 [31:0] | Public Key Hash (PKC) Stores the hash of a public key provided by the ODM. Storing the hash allows the full key to be authenticated. | 256 | Note 3 |
| FUSE_RESERVED_SW[3] | Skip Boot Device Selection Straps Ignores the device selection straps and chooses the secondary boot device from the fuses when set. | 1 | Note 3 |

| Fuse Name | Fuse Description | Bit Length | Notes |
|------------------------------|---|------------|-------------------|
| FUSE_RESERVED_SW [2:0] | Boot Device Selection | 3 | Notes 2, |
| | Identifies the OS image boot device. An enumerated value read by the internal boot ROM. | | and 3 |
| FUSE_BOOT_DEVICE_INFO [13:0] | Boot Device Configuration Identifies the OS image boot device configuration. Used in conjunction with the Boot Device Selection to provide its configuration. | 14 | Notes 2, and 3 |
| FUSED_RESERVED_SW[4] | Enable Charger Detect Used to enable charger detect. | 1 | Note 3 |
| FUSE_RESERVED_SW [5] | Watchdog Enable Used to enable watchdog. | 1 | Note 3 |
| FUSE_PKC_DISABLE[0] | PKC Disable Disables the use of Public Key Cryptography. | 1 | Note 3 |

Notes:

- 1. The SBK is not active to encrypt objects such as the boot loader, CFG, etc. until the ODM Production Mode fuse is programmed. Even if these entries are non-zero, the value is valid and can be read back (for example, used for SSK calculation). After ODM production fuse is programmed and a subsequent reset is done, the SBK value cannot be read
- 2. See Table 3 and Table 4 for the correct boot settings for your platform.
- 3. Fuse programming of ODM manufacturing programmable fuses is disabled when ODM Production Mode fuse = 1.
- 4. After programming the value and rebooting the chip, the value is an input to the SSK calculation regardless of whether the ODM Production Mode fuse has been set.

ODM Production Mode

The ODM production fuse is a global lock of all the manufacturing fuses. It must be programmed last in the manufacturing process after all other manufacturing fuses are programmed.

ARM JTAG Disable

When programmed, this fuse permanently prevents any JTAG access to the debug access port that occurs through the JTAG pins on Jetson Nano. This prevents any JTAG access by external ARM debuggers during normal product lifetime.



Note: Boundary Scan is still possible through the JTAG pins, irrespective of this fuse state.

ARM Debug Authentication Signals

These fuses control the standard ARM debug authentication signals; each fuse forces the corresponding signal to 0 (disabled). Table 2 describes the ARM debug authentication signals.

ARM Debug Authentication Signals Table 2.

| Signal Name | Description | Definition | Common Usecase |
|-------------|--|--|--|
| DBGEN | Debug Enable When asserted, enables invasive and non-invasive debug of non-secure state. Note that when DBGEN is not asserted, access to debug components is generally still permitted, but those components are disabled. | Non-secure Invasive Debug Enable | CPUs to halt AXIAP to make system accesses ETR to stream trace to DRAM |
| NIDEN | Non-Invasive Debug Enable When asserted, enables non-invasive debug operations, such as trace, of non-secure state. NIDEN can be asserted independently of DBGEN. | Non-secure Non invasive Debut Enable | PTM trace from CPUs |
| SPIDEN | Secure Privileged Invasive Debug Enable When asserted along with DBGEN, enables invasive and non-invasive debug of Secure state. | Secure Invasive Debug Enable | AXI_AP to make secure accesses into the system ETR to write to Secure DRAM |
| SPNIDEN | Secure Privileged Non-Invasive Debug Enable When asserted along with NIDEN, enables non-invasive debug of Secure state. | Secure Non invasive Debug Enable | Accessing Secure registers in PMU and CPUs over the Debug APB |
| DEVICEEN | Device Debug Enabled Enables connection of external debug tools to the device. This signal also drives the DBGSWENABLE, which is an enable input signal of the CoreSight Components and Cortex-A Series processor. | Device Enable | Accessing any registers mapped over the Debug APB |

Secure Boot Key

These fuses must be programmed with the secure boot key if SBK is being used. The SBK only takes effect once the ODM production mode fuse has been programmed.

Device Key

These fuses must be programmed with the ODMs device key and used to create a secure storage key (SSK). The device key (DK) only takes effect once the ODM production mode fuse has been programmed.

Skip Boot Device Selection Straps

This fuse determines whether the boot device selection is determined by the straps or by the boot device fuse settings.

As supplied, Jetson Nano is configured to boot from straps. For production devices, NVIDIA recommends that the fuses be used to select the boot device. When this fuse is programmed then the boot device is determined by the setting of the Boot Device Selection fuses.

Boot Device Selection

The Jetson Nano Developer Kit uses SPI for boot, while the Jetson Nano Module uses eMMC. The SPI option is only applicable to the Developer Kit.

Boot Device Selection (FUSE RESERVED SW[2:0]) Table 3.

| Register | Description | Values |
|-----------------------|--------------------|--------------------|
| FUSE_RESERVED_SW[2:0] | Boot Device Select | 0x0 = eMMC |
| | | 0x1 = SPI |
| | | 0x2 - 0x7 Reserved |

Boot Device Information

These fuses determine parameters for the boot device. The Jetson Nano Module uses eMMC for the boot device. These fuses must be programmed to 0x0011 (eMMC x8, No DDR, Query voltage, Boot Mode is off, 1.8V, 25.5 MHz, and 512 Byte page size) if the boot fuses are programmed.

Boot Device Configuration (FUSE_BOOT_DEVICE_INFO[13:0]) Table 4.

| Device | Fuse Bits | Description | Values |
|--------|-----------|-------------------|---|
| eMMC | 13 | Reserved | Ignored; set to 0x0 |
| | 12:10 | MultiPage support | 0x0 = Default Single page read (512 Byte) |
| | | | 0x1 = Multi 2 page read (1024 Byte) |

| Device | Fuse Bits | Description | Values |
|-----------|-----------|---|--|
| | | | 0x2 = Multi 4 page read (2048 Byte) |
| | | | 0x3 = Multi 8 page read (4096 Byte) |
| | | | 0x4 = Multi 16 page read (8192 Byte) |
| | | | 0x5 - 0x7 = Reserved |
| | 9:6 | Clock Divider | 0x0 = Default clock divider 16 (clock at 25.5 MHz) |
| | | PLLP clock at 408 MHz* | 0x1 = Clock divider8 (clock at 51MHz) ** |
| | | | 0x2 = cCock divider 2.5 (clock at 163.2 MHz) |
| | | * See Boot section of TRM | Reserved |
| | | ** Can be SDR or DDR; | Reserved |
| | | Select via DDR Mode | Reserved |
| | | Selection bit. | Reserved |
| | | | Reserved |
| | | | Reserved |
| | | | Reserved |
| | 5 | VDDIO_SDMMC4 Pads voltage | 0x0 = 1.8v (power on default) |
| | | | 0x1 = 1.2v |
| | 4 | Disable Boot Mode | 0x0 = Boot mode On |
| | | | 0x1 = Boot mode Off |
| | 3:2 | Voltage Range | 0x0 = Query voltage |
| | | | 0x1 = High voltage |
| | | | 0x2 = Dual voltage |
| | | | 0x3 = Low voltage |
| | 1 | DDR Mode Selection | 0x0 = Normal |
| | | | 0x1 = DDR |
| | 0 | Data bus width | 0x0 = 4 bits |
| | | | 0x1 = 8 bits |
| SPI Flash | 13:1 | Reserved | Ignored; set to 0x0 |
| | 0 | Page size (Block size is fixed to 32K due to block erase command's limitation) | 0x0 = 2K |
| | | | 0x1=16K(BootROM data buffer size). This is |
| | | | used for performance optimization. |

Watchdog Enable

This fuse, when programmed, enables the internal watchdog during boot. Refer to the TRM for more information.

PCK Disable

This fuse selects between using PKC or the SBK as the secure booting method. However, SBK boot is obsolete and not used anymore.

PKC Disable (FUSE PKC DISABLE [0]) Table 5.

| FUSE_PKC_DISABLE 0b (Default) | FUSE_PKC_DISABLE = 1b |
|--|--|
| The PKC secure boot is selected. | The SBK (AES) secure boot is selected. |
| Read the 2048-bit public key from boot media and authenticate it against the corresponding 256-bit SHA hash of the public key in fuses; the public key is used to authenticate all subsequent boot components. | Read the 128-bit SBK from fuses; the SBK is used to authenticate all subsequent boot components. |

ODM Field Programmable Fuses

The following fuses are available for the system designer to use for programming during the product lifetime. If these fuses are to be altered, then the fuse programming voltage VPP FUSE must be present in the system at the time the fuses are to be programmed.

The RESERVED_ODM fuses are split into 8 banks of 32 bits. The first of these 4 banks (0-3) can be locked out by setting the corresponding bit in the ODM Lock fuse (For example, to lock RESERVED_ODM Bank 1, then ODM_LOCK bit [1] must be set). This will prevent any unintentional programming of other bits in this bank.

RESERVED_ODM Bank 4 through Bank 7 do not have this protection feature.

Table 6. Field Programmable Fuses

| Fuse Name | Fun Description | Bit Length |
|--|---|------------|
| Reserved ODM (FUSE_RESERVED_ODM0 [31:0]) // (FUSE_RESERVED_ODM7 [31:0]) | Customer programmable fuses. One anticipated application of the Reserved ODM fuses is software version revocation, although their use is solely at the discretion of the customer. The Reserved ODM fuses remain programmable after the ODM Production Mode fuse has been programmed. | 256 |

| Fuse Name | Fun Description | Bit Length |
|----------------------|---|------------|
| ODM_lock | When FUSE_ODM_LOCK[n] is programmed it | 4 |
| (FUSE_ODM_LOCK[3:0]) | disables further changes to the FUSE_RESERVED_ODMn[31:0] fuses. | |
| | Only the first four blocks of ODM fuses can be locked | |
| | FUSE_ODM_LOCK[0] Locks FUSE_RESERVE_ODM0[31:0] | |
| | FUSE_ODM_LOCK[1] Locks FUSE_RESERVE_ODM1[31:0] | |
| | FUSE_ODM_LOCK[2] Locks FUSE_RESERVE_ODM2[31:0] | |
| | FUSE_ODM_LOCK[3] Locks FUSE_RESERVE_ODM3[31:0] | |



 $\textbf{Note} : \mathsf{Referto} \ \textit{JetsonDevice} \ \textit{Secure Boot} \ \textit{and Fuse Burning README} \ \textit{and Tools} \\ \textit{for information} \ \textit{Tools} \\ \textit{Tools} \\ \textit{Tools} \ \textit{Tools} \\ \textit{Tools$ on how to program the fuses.

Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

Unless specifically agreed to in writing by NVIDIA, NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

ARM

ARM, AMBA and ARM Powered are registered trademarks of ARM Limited. Cortex, MPCore and Mali are trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB.

Trademarks

NVIDIA, the NVIDIA logo, and Jetson Nano are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2020 NVIDIA Corporation. All rights reserved.

