

MEM_WB (MEM_TO_WB.vhd)

Task: Update the input and output ports of your assigned module to use simple, **non-enum and non-record types (both in VHDL and Verilog/System Verilog)**. This will make the design easier for beginners to understand and trace signal flow.

If you have any questions while working on it, or once you're done, please let me know so I can review your work and give feedback.

Note: You're welcome to use your own naming conventions—just try to keep them descriptive. If you can simplify or shorten the names I've used, it's even better—but no worries if not!

INPUTS	# of bits
clk, reset, is_valid_in, reg_write_in, mem_read_in, mem_write_in, Z_in, V_in, N_in, C_in	1
rd_in	5
op_in	7
Instruction_in, program_counter_in, alu_result_in, store_rs2_in, mem_result_in	32

Internal signals(VHDL) or reg (verilog)	# of bits
is_valid_temp, reg_write_temp, mem_read_temp, mem_write_temp	1
rd_temp	5
op_temp	7
Instruction_temp, program_counter_temp, alu_temp_in, mem_result_temp	32

OUTPUTS	# of bits
is_valid_out, reg_write_out, mem_read_out, mem_write_out	1
rd_out	5
op_out	7
Instruction_out, program_counter_out, alu_out, mem_result_out	32