Task: Update the input and output ports of your assigned module to use simple, non-enum and non-record types (both in VHDL and Verilog/System Verilog). This will make the design easier for beginners to understand and trace signal flow.

If you have any questions while working on it, or once you're done, please let me know so I can review your work and give feedback.

Note: You're welcome to use your own naming conventions—just try to keep them descriptive. If you can simplify or shorten the names I've used, it's even better—but no worries if not!

INPUTS	# of
	bits
clk, reset, is_bubble,	1
is_valid_in,	
reg_write _in, mem_read _in, mem_write _in, is_branch _in	
funct3_in	3
rs1_in, rs2_in, rd_in	5
funct7_in, op_in	7
imm_in	12
immJ_in	20
Instruction _in, program_counter _in,	32
br_target _in, ret_address _in, store_rs2_in	

Internal signals(VHDL) or reg (verilog)	# of bits
is_valid_temp,	1
reg_write_temp, mem_read_temp, mem_write_temp, is_branch_temp	
funct3_temp	3
rs1_temp, rs2_temp, rd_temp	5
funct7_temp, op _ temp	7
imm_temp	12
immJ_temp	20
Instruction _ temp, program_counter _ temp,	32
br_target _ temp, ret_address _ temp, store_rs2_ temp	

OUTPUTS	# of
	bits
is_valid_out,	1
reg_write _out, mem_read _out, mem_write _out, is_branch _out	
funct3_out	3
rs1_out, rs2_out, rd _out	5
Funct7_out, op _out	7
imm _out	12
immJ _out	20
Instruction _out, program_counter _out,	32
br_target _out, ret_address _out, store_rs2_out	