Task: Update the input and output ports of your assigned module to use simple, non-enum and non-record types (both in VHDL and Verilog/System Verilog). This will make the design easier for beginners to understand and trace signal flow.

If you have any questions while working on it, or once you're done, please let me know so I can review your work and give feedback.

**Note**: You're welcome to use your own naming conventions—just try to keep them descriptive. If you can simplify or shorten the names I've used, it's even better—but no worries if not!

The data memory already has flat I/0. This only needs to be converted to verilog and/or system verilog.

DATA\_WIDTH = 32

LOG2DEPTH = DEPTH = 10