EX_MEM (EX_TO_MEM.vhd)

Task: Update the input and output ports of your assigned module to use simple, non-enum and non-record types (both in VHDL and Verilog/System Verilog). This will make the design easier for beginners to understand and trace signal flow.

If you have any questions while working on it, or once you're done, please let me know so I can review your work and give feedback.

Note: You're welcome to use your own naming conventions—just try to keep them descriptive. If you can simplify or shorten the names I've used, it's even better—but no worries if not!

INPUTS	# of bits
clk, reset,	1
is_valid _in,	
reg_write _in, mem_read _in, mem_write _in,	
Z_in, V_in, N_in, C_in	
rd _in	5
op _in	7
Instruction_in, program_counter_in,	32
Result_in, store_rs2_in	

Internal signals(VHDL) or reg (verilog)	# of bits
is_valid_temp,	1
reg_write _ temp, mem_read _ temp, mem_write _ temp,	
Z_temp, V_temp, N_temp, C_temp	
rd_temp	5
op_temp	7
Instruction _ temp, program_counter _ temp,	32
Result _ temp, store_rs2_ temp	

OUTPUTS	# of bits
is_valid_out,	1
reg_write _out, mem_read _out, mem_write _out,	
Z_out, V_out, N_out, C_out	
rd _out	5
op_out	7
Instruction _out, program_counter _out,	32
Result _out, store_rs2_out	