# SN54HCT74, SN74HCT74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET


SCLS169E - DECEMBER 1982 - REVISED APRIL 2004

- Operating Voltage Range of 4.5 V to 5.5 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 40-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 17 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible


#### description/ordering information

The 'HCT74 devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

SN54HCT74...J OR W PACKAGE SN74HCT74...D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



## SN54HCT74 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **ORDERING INFORMATION**

| TA             | PACKA      | GE†          | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|----------------|------------|--------------|--------------------------|---------------------|
|                | PDIP – N   | Tube of 25   | SN74HCT74N               | SN74HCT74N          |
|                |            | Tube of 50   | SN74HCT74D               |                     |
|                | SOIC - D   | Reel of 2500 | SN74HCT74DR              | HCT74               |
|                |            | Reel of 250  | SN74HCT74DT              |                     |
| -40°C to 85°C  | SOP - NS   | Reel of 2000 | SN74HCT74NSR             | HCT74               |
|                | SSOP – DB  | Reel of 2000 | SN74HCT74DBR             | HT74                |
|                |            | Tube of 90   | SN74HCT74PW              |                     |
|                | TSSOP - PW | Reel of 2000 | SN74HCT74PWR             | HT74                |
|                |            | Reel of 250  | SN74HCT74PWT             |                     |
|                | CDIP – J   | Tube of 25   | SNJ54HCT74J              | SNJ54HCT74J         |
| –55°C to 125°C | CFP – W    | Tube of 150  | SNJ54HCT74W              | SNJ54HCT74W         |
|                | LCCC – FK  | Tube of 55   | SNJ54HCT74FK             | SNJ54HCT74FK        |

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS169E - DECEMBER 1982 - REVISED APRIL 2004

#### **FUNCTION TABLE**

|     | INP | UTS |   | OUT   | PUT              |
|-----|-----|-----|---|-------|------------------|
| PRE | CLR | CLK | D | Q     | Q                |
| L   | Н   | Х   | Χ | Н     | L                |
| Н   | L   | X   | Χ | L     | Н                |
| L   | L   | Χ   | Χ | н†    | H <sup>†</sup>   |
| Н   | Н   | 1   | Н | Н     | L                |
| Н   | Н   | 1   | L | L     | Н                |
| Н   | Н   | L   | Χ | $Q_0$ | $\overline{Q}_0$ |

<sup>†</sup> This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage range, V <sub>CC</sub>                              |                 | $-0.5 \text{ V to 7 V}$ |
|--|-----------------|-------------------------|
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see | ee Note 1)      | ±20 mA                  |
| Output clamp current, IOK (VO < 0 or VO > VCO                      | c) (see Note 1) | ±20 mA                  |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )         |                 |                         |
| Continuous current through V <sub>CC</sub> or GND                  |                 | ±50 mA                  |
| Package thermal impedance, θ <sub>JA</sub> (see Note 2):           | : D package     | 86°C/W                  |
|  | DB package      | 96°C/W                  |
|  | N package       | 80°C/W                  |
|  | NS package      | 76°C/W                  |
|  | PW package      | 113°C/W                 |
| Storage temperature range, T <sub>stg</sub>                        |                 | -65°C to 150°C          |

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS169E - DECEMBER 1982 - REVISED APRIL 2004

### recommended operating conditions (see Note 3)

|                |                                 |                                  | SN  | I54HCT7 | 74  | SN  | 174HCT7 | '4  |      |
|----------------|---------------------------------|----------------------------------|-----|---------|-----|-----|---------|-----|------|
|                |                                 |                                  | MIN | NOM     | MAX | MIN | NOM     | MAX | UNIT |
| VCC            | Supply voltage                  |                                  | 4.5 | 5       | 5.5 | 4.5 | 5       | 5.5 | V    |
| VIH            | High-level input voltage        | V <sub>CC</sub> = 4.5 V to 5.5 V | 2   | 1/2     |     | 2   |         |     | V    |
| VIL            | Low-level input voltage         | V <sub>CC</sub> = 4.5 V to 5.5 V |     | P.E     | 0.8 |     |         | 0.8 | V    |
| ٧ <sub>I</sub> | Input voltage                   |                                  | 0   | N       | VCC | 0   |         | Vcc | V    |
| VO             | Output voltage                  |                                  | 0   |         | VCC | 0   |         | Vcc | V    |
| Δt/Δν          | Input transition rise/fall time |                                  | 20  |         | 500 |     |         | 500 | ns   |
| TA             | Operating free-air temperature  |                                  | -55 |         | 125 | -40 |         | 85  | °C   |

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETER          | TF0T 00                                    | NDITIONS                 |                   | Т    | A = 25°C | ;    | SN54H | ICT74 | SN74H | ICT74 |      |
|--------------------|--|--------------------------|-------------------|------|----------|------|-------|-------|-------|-------|------|
| PARAMETER          | TEST CO                                    | NDITIONS                 | vcc               | MIN  | TYP      | MAX  | MIN   | MAX   | MIN   | MAX   | UNIT |
| V                  | Mar Mar an Mar                             | I <sub>OH</sub> = -20 μA | 45.77             | 4.4  | 4.499    |      | 4.4   |       | 4.4   |       |      |
| Voн                | VI = VIH or VIL                            | $I_{OH} = -4 \text{ mA}$ | 4.5 V             | 3.98 | 4.3      |      | 3.7   | 3     | 3.84  |       | V    |
| .,                 |  | I <sub>OL</sub> = 20 μA  | 45.7              |      | 0.001    | 0.1  |       | 0.1   |       | 0.1   |      |
| VOL                | VI = VIH or VIL                            | I <sub>OL</sub> = 4 mA   | 4.5 V             |      | 0.17     | 0.26 |       | 0.4   |       | 0.33  | V    |
| lį                 | $V_I = V_{CC}$ or 0                        |                          | 5.5 V             |      | ±0.1     | ±100 |       | ±1000 |       | ±1000 | nA   |
| Icc                | $V_I = V_{CC}$ or 0,                       | IO = 0                   | 5.5 V             |      |          | 4    | 2     | 80    |       | 40    | μΑ   |
| ΔI <sub>CC</sub> † | One input at 0.5 V<br>Other inputs at 0 or |                          | 5.5 V             |      | 1.4      | 2.4  | PRO   | 3     |       | 2.9   | mA   |
| Ci                 |  |                          | 4.5 V<br>to 5.5 V |      | 3        | 10   |       | 10    |       | 10    | pF   |

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|                |                            |                     | 1,,   | T <sub>A</sub> = | 25°C | SN54H | CT74 | SN74H | ICT74 |        |
|----------------|----------------------------|---------------------|-------|------------------|------|-------|------|-------|-------|--------|
|                |                            |                     | VCC   | MIN              | MAX  | MIN   | MAX  | MIN   | MAX   | UNIT   |
| 4              | Clash francisco            |                     | 4.5 V |                  | 27   |       | 18   |       | 22    | NAL 1- |
| fclock         | Clock frequency            |                     | 5.5 V |                  | 30   |       | 20   |       | 24    | MHz    |
|                |                            | PRE or CLR low      | 4.5 V | 16               |      | 24    | VIE  | 20    |       |        |
| ١.             | Dulas duration             | PRE of CLR low      | 5.5 V | 14               |      | 21    | RE   | 18    |       |        |
| t <sub>W</sub> | Pulse duration             | Ol I/ high an law   | 4.5 V | 18               |      | 27    |      | 23    |       | ns     |
|                |                            | CLK high or low     | 5.5 V | 16               |      | 24    |      | 21    |       |        |
|                |                            | Data                | 4.5 V | 12               |      | 018   |      | 15    |       |        |
| ١.             | Outro Care batana OLICA    | Data                | 5.5 V | 11               |      | 16    |      | 14    |       |        |
| tsu            | Setup time before CLK↑     | DDE 010 : //        | 4.5 V | 0                |      | 0     |      | 0     |       | ns     |
|                |                            | PRE or CLR inactive | 5.5 V | 0                |      | 0     |      | 0     |       |        |
| 4.             | Hold time, data after CLK↑ | _                   | 4.5 V | 0                |      | 0     |      | 0     |       |        |
| th             | Hold time, data after CLK  |                     | 5.5 V | 0                |      | 0     |      | 0     |       | ns     |



## SN54HCT74, SN74HCT74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCLS169E - DECEMBER 1982 - REVISED APRIL 2004


## switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

| DADAMETER        | FROM       | то                           | .,    | T,  | չ = 25°C | ;   | SN54H                | ICT74 | SN74H | CT74 |        |
|------------------|------------|------------------------------|-------|-----|----------|-----|----------------------|-------|-------|------|--------|
| PARAMETER        | (INPUT)    | (OUTPUT)                     | VCC   | MIN | TYP      | MAX | MIN                  | MAX   | MIN   | MAX  | UNIT   |
|                  |            |                              | 4.5 V | 27  | 40       |     | 18                   | 4     | 22    |      | N41.1- |
| f <sub>max</sub> |            |                              | 5.5 V | 30  | 46       |     | 20                   | 1/4   | 24    |      | MHz    |
|                  | <u> </u>   | 0                            | 4.5 V |     | 21       | 35  |                      | 53    |       | 44   |        |
|                  | PRE or CLR | Q or Q                       | 5.5 V |     | 17       | 31  | 1                    | 48    |       | 40   |        |
| <sup>t</sup> pd  | 01.14      | 0                            | 4.5 V |     | 20       | 28  | $\mathcal{I}_{\eta}$ | 42    |       | 35   | ns     |
|                  | CLK        | Q or Q                       | 5.5 V |     | 18       | 25  | 90                   | 38    |       | 31   |        |
| 4.               |            | Q or $\overline{\mathbb{Q}}$ | 4.5 V |     | 8        | 15  | 40                   | 22    |       | 19   | no     |
| t <sub>t</sub>   |            | QUIQ                         | 5.5 V |     | 7        | 14  |                      | 20    |       | 17   | ns     |

### operating characteristics, T<sub>A</sub> = 25°C

|                 | PARAMETER                                   | TEST CONDITIONS | TYP | UNIT |
|-----------------|---|-----------------|-----|------|
| C <sub>pd</sub> | Power dissipation capacitance per flip-flop | No load         | 35  | pF   |

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f = 6$  ns,  $t_f = 6$  ns.
- C. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



www.ti.com

14-Aug-2021

### **PACKAGING INFORMATION**

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan (2)        | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|--------------------|--------------|-------------------------|---------|
| JM38510/65352B2A | ACTIVE     | LCCC         | FK                 | 20   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type | -55 to 125   | JM38510/<br>65352B2A    | Samples |
| JM38510/65352BCA | ACTIVE     | CDIP         | J                  | 14   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type | -55 to 125   | JM38510/<br>65352BCA    | Samples |
| JM38510/65352BDA | ACTIVE     | CFP          | W                  | 14   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type | -55 to 125   | JM38510/<br>65352BDA    | Samples |
| M38510/65352B2A  | ACTIVE     | LCCC         | FK                 | 20   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type | -55 to 125   | JM38510/<br>65352B2A    | Samples |
| M38510/65352BCA  | ACTIVE     | CDIP         | J                  | 14   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type | -55 to 125   | JM38510/<br>65352BCA    | Samples |
| M38510/65352BDA  | ACTIVE     | CFP          | W                  | 14   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type | -55 to 125   | JM38510/<br>65352BDA    | Samples |
| SN74HCT74D       | ACTIVE     | SOIC         | D                  | 14   | 50             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HCT74                   | Samples |
| SN74HCT74DBR     | ACTIVE     | SSOP         | DB                 | 14   | 2000           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HT74                    | Samples |
| SN74HCT74DG4     | ACTIVE     | SOIC         | D                  | 14   | 50             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HCT74                   | Samples |
| SN74HCT74DR      | ACTIVE     | SOIC         | D                  | 14   | 2500           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HCT74                   | Samples |
| SN74HCT74DRE4    | ACTIVE     | SOIC         | D                  | 14   | 2500           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HCT74                   | Samples |
| SN74HCT74DT      | ACTIVE     | SOIC         | D                  | 14   | 250            | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HCT74                   | Samples |
| SN74HCT74N       | ACTIVE     | PDIP         | N                  | 14   | 25             | RoHS & Green        | NIPDAU                               | N / A for Pkg Type | -40 to 85    | SN74HCT74N              | Samples |
| SN74HCT74NE4     | ACTIVE     | PDIP         | N                  | 14   | 25             | RoHS & Green        | NIPDAU                               | N / A for Pkg Type | -40 to 85    | SN74HCT74N              | Samples |
| SN74HCT74NSR     | ACTIVE     | SO           | NS                 | 14   | 2000           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HCT74                   | Samples |
| SN74HCT74PW      | ACTIVE     | TSSOP        | PW                 | 14   | 90             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HT74                    | Samples |
| SN74HCT74PWR     | ACTIVE     | TSSOP        | PW                 | 14   | 2000           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HT74                    | Samples |
| SN74HCT74PWT     | ACTIVE     | TSSOP        | PW                 | 14   | 250            | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM | -40 to 85    | HT74                    | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Aug-2021

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HCT74, SN74HCT74:

Catalog: SN74HCT74

Military: SN54HCT74

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Addendum-Page 2

## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Aug-2021

• Military - QML certified for Military and Defense Applications

www.ti.com 5-Jan-2022

### TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HCT74DBR | SSOP            | DB                 | 14 | 2000 | 330.0                    | 16.4                     | 8.35       | 6.6        | 2.4        | 12.0       | 16.0      | Q1               |
| SN74HCT74DR  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN74HCT74DT  | SOIC            | D                  | 14 | 250  | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN74HCT74NSR | SO              | NS                 | 14 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |
| SN74HCT74PWR | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| SN74HCT74PWT | TSSOP           | PW                 | 14 | 250  | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

www.ti.com 5-Jan-2022




\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HCT74DBR | SSOP         | DB              | 14   | 2000 | 853.0       | 449.0      | 35.0        |
| SN74HCT74DR  | SOIC         | D               | 14   | 2500 | 853.0       | 449.0      | 35.0        |
| SN74HCT74DT  | SOIC         | D               | 14   | 250  | 210.0       | 185.0      | 35.0        |
| SN74HCT74NSR | SO           | NS              | 14   | 2000 | 853.0       | 449.0      | 35.0        |
| SN74HCT74PWR | TSSOP        | PW              | 14   | 2000 | 853.0       | 449.0      | 35.0        |
| SN74HCT74PWT | TSSOP        | PW              | 14   | 250  | 853.0       | 449.0      | 35.0        |

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

#### **TUBE**



\*All dimensions are nominal

| Device           | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| JM38510/65352B2A | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |
| M38510/65352B2A  | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |
| SN74HCT74D       | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |
| SN74HCT74DG4     | D            | SOIC         | 14   | 50  | 506.6  | 8      | 3940   | 4.32   |
| SN74HCT74N       | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74HCT74N       | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74HCT74NE4     | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74HCT74NE4     | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74HCT74PW      | PW           | TSSOP        | 14   | 90  | 530    | 10.2   | 3600   | 3.5    |

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated