

- Operating Voltage Range of 4.5 V to 5.5 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20-μA Max I_{CC}

SN54HCT04...J PACKAGE SN74HCT04...D, N, NS, OR PW PACKAGE (TOP VIEW)



- Typical t_{pd} = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible

SN54HCT04 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

These devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic.

ORDERING INFORMATION

| TA | PACKA | GE† | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|--------------|--------------------------|---------------------|
| | PDIP – N | Tube of 25 | SN74HCT04N | SN74HCT04N |
| | | Tube of 50 | SN74HCT04D | |
| | SOIC - D | Reel of 2500 | SN74HCT04DR | HCT04 |
| -40°C to 85°C | | Reel of 250 | SN74HCT04DT | |
| -40 C to 65 C | SOP - NS | Reel of 2000 | SN74HCT04NSR | HCT04 |
| | | Tube of 90 | SN74HCT04PW | |
| | TSSOP – PW | Reel of 2000 | SN74HCT04PWR | HT04 |
| | | Reel of 250 | SN74HCT04PWT | |
| –55°C to 125°C | CDIP – J | Tube of 25 | SNJ54HCT04J | SNJ54HCT04J |
| -55 C to 125 C | LCCC – FK | Tube of 55 | SNJ54HCT04FK | SNJ54HCT04FK |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each inverter)

| INPUT A | OUTPUT Y |
|------------|-------------|
| Н | L |
| L | Н |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS042D - JULY 1986 - REVISED JULY 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | | -0.5 | V to 7 V |
|--|-----------------|--------|----------|
| Input clamp current, IIK (VI < 0 or VI > VCC) (se | e Note 1) | | ±20 mA |
| Output clamp current, IOK (VO < 0 or VO > VCO | y) (see Note 1) | | ±20 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | | | ±25 mA |
| Continuous current through V _{CC} or GND | | | ±50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): | D package | | 86°C/W |
| | N package | | 80°C/W |
| | NS package | | 76°C/W |
| | PW package | ′ | 113°C/W |
| Storage temperature range, T _{sta} | | 35°C t | to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | | | SN | 154HCT |)4 | SN | 174HCT0 |)4 | UNIT |
|----------------|---------------------------------|----------------------------------|-----|--------|-----|-----|---------|-----|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | V _{CC} = 4.5 V to 5.5 V | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | V _{CC} = 4.5 V to 5.5 V | | | 0.8 | | | 0.8 | V |
| ٧ _I | Input voltage | | 0 | | VCC | 0 | | VCC | V |
| ٧o | Output voltage | | 0 | | VCC | 0 | | VCC | V |
| Δt/Δν | Input transition rise/fall time | | | | 500 | | | 500 | ns |
| TA | Operating free-air temperature | | -55 | | 125 | -40 | | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST COL | NOITIONS | VCC | Т | A = 25°C | ; | SN54F | ICT04 | SN74H | ICT04 | UNIT |
|--------------------|--|--------------------------|-------------------|------|----------|------|-------|-------|-------|-------|------|
| PARAMETER | TEST COI | TEST CONDITIONS | | | TYP | MAX | MIN | MAX | MIN | MAX | UNII |
| Vari | V_{OH} $V_{I} = V_{IH}$ or V_{IL} | | 4.5 V | 4.4 | 4.499 | | 4.4 | | 4.4 | | ٧ |
| VOH | AI = AIH OL AIL | $I_{OH} = -4 \text{ mA}$ | 4.5 V | 3.98 | 4.3 | | 3.7 | | 3.84 | | V |
| Voi | VI = VIH or VIL | I _{OL} = 20 μA | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | ٧ |
| VOL | VI = VIH OI VIL | $I_{OL} = 4 \text{ mA}$ | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | V |
| lį | $V_I = V_{CC}$ or 0 | | 5.5 V | | ±0.1 | ±100 | | ±1000 | | ±1000 | nA |
| ICC | $V_I = V_{CC}$ or 0, | I _O = 0 | 5.5 V | | | 2 | | 40 | | 20 | μΑ |
| ΔI _{CC} † | One input at 0.5 V one of the of the orest o | | 5.5 V | | 1.4 | 2.4 | | 3 | | 2.9 | mA |
| Ci | | | 4.5 V to 5.5 V | | 3 | 10 | | 10 | | 10 | pF |

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO (OUTPUT) | Vaa | T, | ղ = 25°C | ; | SN54H | CT04 | SN74H | CT04 | UNIT |
|-----------------|---------|----------------|-------|-----|----------|-----|-------|------|-------|------|------|
| PARAMETER | (INPUT) | | Vcc | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | Δ. | V | 4.5 V | | 14 | 20 | | 30 | | 25 | 20 |
| ^t pd | А | ī | 5.5 V | | 13 | 18 | | 27 | | 23 | ns |
| | | V | 4.5 V | | 9 | 15 | | 22 | | 19 | 20 |
| Ц | | Y 5.5 \ | | | 8 | 14 | | 20 | | 17 | ns |

operating characteristics, $T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|--|-----------------|-----|------|
| C _{pd} | Power dissipation capacitance per inverter | No load | 20 | pF |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{Dd} .

Figure 1. Load Circuit and Voltage Waveforms







28-Jul-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|----------------------------|-------------------------------|--------------------|--------------|--|---------|
| 5962-89747012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 89747012A SNJ54HCT 04FK | Samples |
| 5962-8974701CA | ACTIVE | CDIP | J | 14 | 1 | TBD | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8974701CA SNJ54HCT04J | Samples |
| 5962-8974701VCA | ACTIVE | CDIP | J | 14 | 1 | TBD | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8974701VC A SNV54HCT04J | Samples |
| 5962-8974701VDA | ACTIVE | CFP | W | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 5962-8974701VD A SNV54HCT04W | Samples |
| JM38510/65751BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 65751BCA | Samples |
| M38510/65751BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 65751BCA | Samples |
| SN54HCT04J | ACTIVE | CDIP | J | 14 | 1 | TBD | SNPB | N / A for Pkg Type | -55 to 125 | SN54HCT04J | Samples |
| SN74HCT04D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HCT04 | Samples |
| SN74HCT04DE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HCT04 | Samples |
| SN74HCT04DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | HCT04 | Samples |
| SN74HCT04DRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HCT04 | Samples |
| SN74HCT04DRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HCT04 | Samples |
| SN74HCT04DT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HCT04 | Samples |
| SN74HCT04N | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HCT04N | Samples |
| SN74HCT04NE4 | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HCT04N | Samples |



PACKAGE OPTION ADDENDUM

28-Jul-2020

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|----------------------------|-------------------------------|--------------------|--------------|--|---------|
| SN74HCT04NSR | ACTIVE | so | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HCT04 | Samples |
| SN74HCT04PW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HT04 | Samples |
| SN74HCT04PWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | HT04 | Samples |
| SN74HCT04PWT | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HT04 | Samples |
| SNJ54HCT04FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 89747012A SNJ54HCT 04FK | Samples |
| SNJ54HCT04J | ACTIVE | CDIP | J | 14 | 1 | TBD | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8974701CA SNJ54HCT04J | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

28-Jul-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HCT04, SN54HCT04-SP, SN74HCT04:

Catalog: SN74HCT04, SN54HCT04

● Enhanced Product: SN74HCT04-EP, SN74HCT04-EP

Military: SN54HCT04

Space: SN54HCT04-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

| A0 | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HCT04DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCT04DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCT04DR | SOIC | D | 14 | 2500 | 330.0 | 16.8 | 6.5 | 9.5 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCT04DRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCT04DRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCT04DT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HCT04NSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HCT04PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HCT04PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HCT04PWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020



*All dimensions are nominal

| Device Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|---------------|------------------|--------|------|----------------|---------------|------------------|
| Device | r ackage rype | i ackage Diawing | 1 1113 | 51 4 | Length (IIIII) | width (illin) | rieigiit (iiiii) |
| SN74HCT04DR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HCT04DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HCT04DR | SOIC | D | 14 | 2500 | 364.0 | 364.0 | 27.0 |
| SN74HCT04DRG4 | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HCT04DRG4 | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HCT04DT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |
| SN74HCT04NSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74HCT04PWR | TSSOP | PW | 14 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74HCT04PWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74HCT04PWT | TSSOP | PW | 14 | 250 | 367.0 | 367.0 | 35.0 |

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated