Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20 MHz
- High Endurance Non-volatile Memory segments
 - 64K Bytes of In-System Self-programmable Flash program memory
 - 2K Bytes EEPROM
 - 4K Bytes Internal SRAM
 - Write/Erase cyles: 10,000 Flash/100,000 EEPROM(1)(3)
 - Data retention: 20 years at 85°C/100 years at 25°C(2)(3)
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program

True Read-While-Write Operation

- Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel, 10-bit ADC

Differential mode with selectable gain at 1x, 10x or 200x

- Byte-oriented Two-wire Serial Interface
- One Programmable Serial USART
- Master/Slave SPI Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Speed Grades
 - ATmega644V: 0 4MHz @ 1.8 5.5V, 0 10MHz @ 2.7 5.5V
 - ATmega644: 0 10MHz @ 2.7 5.5V, 0 20MHz @ 4.5 5.5V
- Power Consumption at 1 MHz, 3V, 25°C for
 - Active: 240 μA @ 1.8V, 1MHz
 - Power-down Mode: 0.1 µA @ 1.8V

Notes: 1. Worst case temperature. Guaranteed after last write cycle.

- 2. Failure rate less than 1 ppm.
- 3. Characterized through accelerated tests.



8-bit **AVR**® Microcontroller with 64K Bytes In-System Programmable Flash

ATmega644/V

Preliminary


Summary






1. Pin Configurations

Figure 1-1. Pinout ATmega644



TQFP/QFN/MLF



Note: The large center pad underneath the QFN/MLF package should be soldered to ground on the board to ensure good mechanical stability.

1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

2. Overview

The ATmega644 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega644 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega644 provides the following features: 64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 2K bytes EEPROM, 4K bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), three flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented 2-wire Serial Interface, a 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega644 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega644 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Pin Descriptions

2.2.1 VCC

Digital supply voltage.

2.2.2 GND

Ground.

2.2.3 Port A (PA7:PA0)

Port A serves as analog inputs to the Analog-to-digital Converter.

Port A also serves as an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink

and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega644 as listed on page 73.

2.2.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega644 as listed on page 75.

2.2.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of the JTAG interface, along with special features of the ATmega644 as listed on page 78.

2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega644 as listed on page 80.

2.2.7 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 320. Shorter pulses are not guaranteed to generate a reset.

2.2.8 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.2.9 XTAL2

Output from the inverting Oscillator amplifier.





2.2.10 AVCC

AVCC is the supply voltage pin for Port F and the Analog-to-digital Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.2.11 AREF

This is the analog reference pin for the Analog-to-digital Converter.

3. Resources

A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.

4. Register Summary

								511.4	511.6	_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	-	-		-	-	-	
(0xFE)	Reserved	-	-	-	-	-	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	Reserved	-	-	-	-		-	-	-	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved	-	-	-	-		-	-	-	
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	-	-	-	
(0xF6)	Reserved	-	-	-	-	-	-	-	-	
(0xF5)	Reserved	-	-	-	-		-	-	-	
(0xF4)	Reserved	-	-	-	-	-	-	-	-	
(0xF3)	Reserved	-	-	-	-	-	-	-	-	
(0xF2)	Reserved	-	-	-	-	-	-	-	-	
(0xF1)	Reserved	-	-	-	-		-	-	-	
(0xF0)	Reserved	-	-	-	-	-	-	-	-	
(0xEF)	Reserved	-	-	-	-		-	-	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-		-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved	-	-	-	-		-	-	-	
(0xE6)	Reserved	_	-	-	-	-	-	_	_	
(0xE5)	Reserved	_	-	-	-	-	-	_	-	
(0xE4)	Reserved	_	_	_	_	_	_	_	_	
(0xE3)	Reserved	-	-	-	-		-	-	-	
(0xE2)	Reserved	-	_	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-		-	-	-	
(0xE0)	Reserved	-	-	-	-		-	_	-	
(0xDF)	Reserved	-	_	-	-	-			_	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	_		-	-			_	
(0xDC)	Reserved	_	-	-	-	_			-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	_	-	-	-	-	-	-	-	
(0xD9)	Reserved	-	-	-	-	-	-	-	-	
(0xD8) (0xD7)	Reserved	-	-	-	-	-	-	-	-	
, ,	1				-	-	-	-		
(0xD6)	Reserved	-	-	-					-	
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xD0)	Reserved	-	-	-	-	-	-	-	-	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	Reserved	-	-	-	-	-	-	-	-	
(0xCD)	Reserved	-	-	-	-	-	-	-	-	
(0xCC)	Reserved	-	-	-	-	-	-	-	-	
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	-	-	-	-	-	
(0xC8)	Reserved	-	-	-	-	-	-	-	-	
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6)	UDR0				USART0 I/C	Data Register				182
(0xC5)	UBRR0H	-	-	-	-	U	SART0 Baud Rat	te Register High E	Byte	186/198
(0xC4)	UBRR0L				JSART0 Baud Ra	te Register Low I	Byte			186/198
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	184/197
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	183/197
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	182/196





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	- TAUE	228
(0xBC) (0xBB)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC erface Data Regis	TWEN	-	TWIE	225 227
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	228
(0xB4)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	227
(0xB8)	TWBR	11107	11100		-wire Serial Interf			100.01	1111 00	225
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	150
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	OCR2B			Tim	ner/Counter2 Out	out Compare Reg	ister B			150
(0xB3)	OCR2A			Tin	ner/Counter2 Out		ister A			150
(0xB2)	TCNT2		1			unter2 (8 Bit)	1	ı	•	150
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	149
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	146
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE) (0xAD)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	_	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	<u> </u>
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xA1) (0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	_	_		-	
(0x9E)	Reserved	-	-	-	-	-	_	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x95) (0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	_	_	_	_		_	
(0x92)	Reserved	-	-	-	-	-	-	_	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-		-	-	-	-	-	
(0x8B)	OCR1BH				unter1 - Output C					129
(0x8A)	OCR1BL				unter1 - Output C		•			129
(0x89)	OCR1AH				unter1 - Output C					129 129
(0x88) (0x87)	OCR1AL ICR1H				unter1 - Output C Counter1 - Input (129
(0x87) (0x86)	ICR1H ICR1L				Counter1 - Input (130
(0x85)	TCNT1H				er/Counter1 - Cou		-			129
(0x84)	TCNT1L				er/Counter1 - Cou		-			129
(0x83)	Reserved	-	-	-	-	-	-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	128
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	127
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	125
(0x7F)	DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	232
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	252

Address	Mana	D:4.7	D:4 C	D:4 5	D:4.4	D:4.0	D:4.0	D:44	D:4.0	D
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	-	-	- ADLAD	-	-	-	- MI IV/4	-	0.40
(0x7C) (0x7B)	ADMUX ADCSRB	REFS1	REFS0 ACME	ADLAR -	MUX4	MUX3	MUX2 ADTS2	MUX1 ADTS1	MUX0 ADTS0	248 231
(0x7B) (0x7A)	ADCSRB	ADEN	ADSC	ADATE	ADIF	ADIE	ADTS2 ADPS2	ADTS1	ADTS0 ADPS0	249
(0x7A)	ADCH	ADEI	ADOO	ADATE		egister High byte	ADI 02	ADIOI	ADI 00	251
(0x78)	ADCL					egister Low byte				251
(0x77)	Reserved	-	-	-	-	-	-	-	-	-
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	PCMSK3	PCINT31	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	63
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	- OCIESP	-	- TOIE2	450
(0x70) (0x6F)	TIMSK2 TIMSK1	-	-	- ICIE1	-	-	OCIE2B OCIE1B	OCIE2A OCIE1A	TOIE2 TOIE1	152 130
(0x6E)	TIMSK1	-	-	-	-	-	OCIE1B OCIE0B	OCIE1A OCIE0A	TOIE0	101
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	63
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	63
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	64
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	-	-	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	60
(0x68)	PCICR	-	-	-	-	PCIE3	PCIE2	PCIE1	PCIE0	62
(0x67)	Reserved	-	-	-		-	-	-	-	
(0x66)	OSCCAL				Oscillator Cal	ibration Register				37
(0x65)	Reserved	- DDTM/I	- DDTIMO	- DDTIMO	-	- DDTIM4	- DDCDI	- PRIJEARTO	-	44
(0x64)	PRR	PRTWI -	PRTIM2	PRTIM0	-	PRTIM1	PRSPI -	PRUSART0	PRADC	44
(0x63) (0x62)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	37
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	52
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	11
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)										
. —	Reserved	-	-	-	-	-	-	-	-	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59) 0x38 (0x58)	Reserved Reserved Reserved	-	- - -	- - -	-		- - -			204
0x39 (0x59) 0x38 (0x58) 0x37 (0x57)	Reserved Reserved Reserved SPMCSR	- - - SPMIE	- - - RWWSB	- - - SIGRD	- - - RWWSRE	- - - BLBSET	- - - - PGWRT	- - - PGERS	- - - SPMEN	281
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56)	Reserved Reserved Reserved SPMCSR Reserved	- - - SPMIE	- - -	- - -	- - - RWWSRE		- - -	PGERS -	- - - SPMEN	
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55)	Reserved Reserved Reserved SPMCSR Reserved MCUCR	- - - SPMIE	- - - RWWSB	- - - SIGRD	- - - RWWSRE	- - - BLBSET	- - - PGWRT	PGERS - IVSEL	SPMEN - IVCE	84/267
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56)	Reserved Reserved Reserved SPMCSR Reserved	- - - SPMIE - JTD	- - - RWWSB -	- - SIGRD -	- - - RWWSRE - PUD	- - - BLBSET -	- - - PGWRT -	PGERS -	- - - SPMEN	
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54)	Reserved Reserved SPMCSR Reserved MCUCR MCUSR	SPMIE - JTD -	RWWSB	SIGRD		BLBSET WDRF	PGWRT BORF	PGERS - IVSEL EXTRF	SPMEN - IVCE PORF	84/267 52/268
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51)	Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR	SPMIE - JTD -	RWWSB		RWWSRE - PUD JTRF	BLBSET WDRF		PGERS - IVSEL EXTRF SM0	SPMEN IVCE PORF SE -	84/267 52/268
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50)	Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR	SPMIE - JTD ACD		SIGRD	RWWSRE - PUD JTRF	BLBSET - WDRF SM2	PGWRT - BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN SPMEN IVCE PORF SE ACISO	84/267 52/268 43
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved	- - - - SPMIE - - - - - -			RWWSRE - PUD JTRF - On-Chip D ACI	BLBSET - WDRF SM2 - ebug Register ACIE		PGERS - IVSEL EXTRF SM0	SPMEN IVCE PORF SE -	84/267 52/268 43 258 249
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR					BLBSET - WDRF SM2 - ebug Register	PGWRT - BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN SPMEN IVCE PORF SE ACISO	84/267 52/268 43 258 249
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR SMCR ACSR ACSR Reserved SPDR SPSR	SPMIE - SPMIE - JTD ACD - SPIF	RWWSB	SIGRD	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da	BLBSET - WDRF SM2 - ebug Register ACIE - ata Register	PGWRT - BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN SPMEN IVCE PORF SE ACISO SPI2X	84/267 52/268 43 258 249 163
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4C)	Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR					BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register CPOL		PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN SPMEN IVCE PORF SE ACISO	84/267 52/268 43 258 249 163 162
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4C) 0x2B (0x4B)	Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPSR SPCR GPIOR2	SPMIE - SPMIE - JTD ACD - SPIF	RWWSB	SIGRD	PUD JTRF - On-Chip D ACI SPI 0 D: MSTR General Purpo	BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register CPOL see I/O Register 2		PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN SPMEN IVCE PORF SE ACISO SPI2X	84/267 52/268 43 258 249 163 162 161 25
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2B (0x4B) 0x2A (0x4A)	Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPSR SPCR GPIOR2 GPIOR1	SPMIE - SPMIE - JTD ACD - SPIF	RWWSB	SIGRD	PUD JTRF - On-Chip D ACI SPI 0 D: MSTR General Purpo	BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register CPOL		PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN SPMEN IVCE PORF SE ACISO SPI2X	84/267 52/268 43 258 249 163 162
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4C) 0x2B (0x4B)	Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPSR SPCR GPIOR2	SPIF SPIE		SIGRD	PUD JTRF - On-Chip D ACI - SPI 0 D: MSTR General Purpo	BLBSET BUDRF SM2 ebug Register ACIE ata Register CPOL see I/O Register 1		PGERS IVSEL EXTRF SM0 ACIS1 SPR1	SPI2X SPR0	84/267 52/268 43 258 249 163 162 161 25
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x44)	Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPCR GPIOR2 GPIOR1 Reserved Reserved Reserved	SPIF SPIE			RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 D MSTR General Purpo	BLBSET BUDRF SM2 CHART SM2 CHA		PGERS IVSEL EXTRF SM0 ACIS1 SPR1	SPI2X SPR0	84/267 52/268 43 258 249 163 162 161 25 25
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x49) 0x28 (0x48)	Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B	SPIF SPIE			RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR General Purpo General Purpo - ner/Counter0 Out	BLBSET BUDRF SM2 CHART SM2 CHA		PGERS IVSEL EXTRF SM0 ACIS1 SPR1	SPI2X SPR0	84/267 52/268 43 258 249 163 162 161 25 25
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x2A (0x4A) 0x2B (0x4B) 0x2A (0x4A)	Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B	SPIF SPIE			RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR General Purpo General Purpo General Purpo - Der/Counter0 Out	BLBSET BUDRF SM2 CHOICE ACIE ACIE CPOL USE I/O Register 1 COUL Compare Regout Compare Reg		PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR1	SPMEN SPMEN SPORF SE ACISO SPI2X SPRO CS00	84/267 52/268 43 258 249 163 162 161 25 25 25 101 101 101
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4B) 0x28 (0x4B) 0x26 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x46) 0x27 (0x47)	Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A	SPMIE - SPMIE - JTD ACD - SPIF SPIE FOCOA COMOA1	- COMOAO	- COMOB1	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR General Purpo General Purpo General Purpo General Purpo - Timer/Counter0 Out	BLBSET - WDRF SM2 - ebug Register ACIE - ata Register - CPOL sse I/O Register 1 - cut Compare Regiout Compare Regiout Compare Regionater (8 Bit) WGM02 -	PGWRT BORF SM1 ACIC CPHA - ister B ister A		SPMEN SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00	84/267 52/268 43 258 249 163 162 161 25 25 101 101 101 100 101
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x46) 0x27 (0x47)	Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR	SPMIE - SPMIE - JTD ACD - SPIF SPIE FOCOA COMOA1 TSM			RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR General Purpo General Purpo - net/Counter0 Out Timer/Co - COM0B0	BLBSET - WDRF SM2 - ebug Register ACIE - ata Register - CPOL use I/O Register 1 - out Compare Reg			SPMEN SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00 PSRSYNC	84/267 52/268 43 258 249 163 162 161 25 25 25 101 101 101 100 101 153
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x23 (0x44) 0x23 (0x44)	Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH	SPMIE - SPMIE - JTD ACD - SPIF SPIE FOCOA COMOA1	- COMOAO		RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 D - SPI 0 D - MSTR General Purpo General Purpo - ner/Counter0 Out, Timer/Co - COM0B0	BLBSET - WDRF SM2 - ebug Register ACIE - ata Register - CPOL see I/O Register 1 - out Compare Reg	PGWRT - BORF SM1 - ACIC - CPHA - ister B ister A CS02 EEPROM Address		SPMEN SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00 PSRSYNC	84/267 52/268 43 258 249 163 162 161 25 25 101 101 101 100 101 153 21
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x22 (0x42) 0x21 (0x44)	Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL	SPMIE - SPMIE - JTD ACD - SPIF SPIE FOCOA COMOA1 TSM			RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Di - MSTR General Purpo General Purpo - Inter/Counter0 Out Timer/Co - COM0B0 - COM0B0	BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register - CPOL sse I/O Register 2 sse I/O Register 1 - but Compare Register Compare Register unter0 (8 Bit) WGM02 - c s Register Low B	PGWRT - BORF SM1 - ACIC - CPHA - ister B ister A CS02 EEPROM Address		SPMEN SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00 PSRSYNC	84/267 52/268 43 258 249 163 162 161 25 25 101 101 101 100 101 153 21 21
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL	- SPMIE - JTD	- COMOAO	SIGRD	RWWSRE PUD JTRF On-Chip D ACI SPI 0 D MSTR General Purpo General Purpo Inter/Counter0 Out Timer/Co COM0B0 COM0B0 COM0B0 COM0B0 CEEPROM Address EEPROM	BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register - CPOL see I/O Register 2 see I/O Register 1 - but Compare Register (8 Bit) WGM02 - s Register Low B Data Register			SPMEN SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00 PSRSYNC yte	84/267 52/268 43 258 249 163 162 161 25 25 101 101 101 100 101 153 21 21 21
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x25 (0x45) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x27 (0x47) 0x28 (0x48) 0x29 (0x49) 0x29 (0x49) 0x29 (0x49) 0x20 (0x40) 0x1F (0x3F)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR	SPMIE - SPMIE - JTD ACD - SPIF SPIE FOCOA COMOA1 TSM			RWWSRE PUD JTRF On-Chip D ACI SPI 0 Di MSTR General Purpo General Purpo mer/Counter0 Out Timer/Co COM0B0 COM0B0 EEPROM Addres EEPROM EEPM0	BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register - cPOL see I/O Register 1 - cut Compare Reg			SPMEN SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00 PSRSYNC	84/267 52/268 43 258 249 163 162 161 25 25 101 101 101 100 101 153 21 21 21 21
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x47) 0x26 (0x44) 0x21 (0x44) 0x22 (0x42) 0x21 (0x41) 0x21 (0x41) 0x22 (0x42) 0x21 (0x41) 0x21 (0x41) 0x22 (0x42) 0x21 (0x41)	Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0	- SPMIE - JTD	- COMOAO	SIGRD	RWWSRE PUD JTRF On-Chip D ACI SPI 0 Di MSTR General Purpo General Purpo mer/Counter0 Out Timer/Co COM0B0 COM0B0 EEPROM Addres EEPROM EEPM0	BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register - CPOL see I/O Register 2 see I/O Register 1 - but Compare Register (8 Bit) WGM02 - s Register Low B Data Register			SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00 PSRSYNC yte EERE	84/267 52/268 43 258 249 163 162 161 25 25 25 101 101 100 101 153 21 21 21 21 26
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x25 (0x45) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47) 0x27 (0x47) 0x28 (0x48) 0x29 (0x49) 0x29 (0x49) 0x29 (0x49) 0x20 (0x40) 0x1F (0x3F)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR	SPME - SPMIE - JTD ACD - SPIF SPIE - FOCOA COMOA1 TSM	- COMOAO	SIGRD	RWWSRE PUD JTRF On-Chip D ACI SPI 0 Di MSTR General Purpo General Purpo	BLBSET BLBSET WDRF SM2 ebug Register ACIE - ata Register - cPOL see I/O Register 1 - cut Compare Reg			SPMEN SPMEN IVCE PORF SE ACISO SPI2X SPRO CS00 WGM00 PSRSYNC yte	84/267 52/268 43 258 249 163 162 161 25 25 101 101 101 100 101 153 21 21 21 21





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-	-	PCIF3	PCIF2	PCIF1	PCIF0	62
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2b	OCF2A	TOV2	152
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	131
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	102
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	85
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	85
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	85
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	85
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	85
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	85
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	84
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	84
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	84
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	84
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	84
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	84

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega644 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS		·		
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC			T == ==	T	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
ICALL		Indirect Call to (Z)	PC ← Z	None	4
CALL	k	Direct Subroutine Call	PC ← k	None	5
RET RETI		Subroutine Return	PC ← STACK	None	5
CPSE			DC / STACK	1	
CFSE	Dd Dr	Interrupt Return	PC ← STACK	1	5
CD	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	l None	5 1/2/3
CPC	Rd,Rr	Compare, Skip if Equal Compare	if (Rd = Rr) PC \leftarrow PC + 2 or 3 Rd – Rr	I None Z, N,V,C,H	5 1/2/3 1
CPC	Rd,Rr Rd,Rr	Compare, Skip if Equal Compare Compare with Carry	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C	I None Z, N,V,C,H Z, N,V,C,H	5 1/2/3 1
CPC CPI	Rd,Rr Rd,Rr Rd,K	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H	5 1/2/3 1 1 1
CPC CPI SBRC	Rd,Rr Rd,Rr Rd,K Rr, b	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared	$\begin{aligned} &\text{if } (Rd = Rr) \ PC \leftarrow PC + 2 \ or \ 3 \\ &Rd - Rr \\ &Rd - Rr - C \\ &Rd - K \end{aligned}$ $&Rd - K \\ &\text{if } (Rr(b)=0) \ PC \leftarrow PC + 2 \ or \ 3 \end{aligned}$	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 1/2/3 1 1 1 1 1/2/3
CPC CPI SBRC SBRS	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$ Rd - Rr Rd - Rr - C Rd - K if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 1/2/3 1 1 1 1 1/2/3 1/2/3
CPC CPI SBRC SBRS SBIC	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3
CPC CPI SBRC SBRS SBIC SBIS	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$ $Rd - Rr$ $Rd - Rr - C$ $Rd - K$ if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3
CPC CPI SBRC SBRS SBIC SBIS BRBS	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC←PC+k + 1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBC	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k s, k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC←PC+k + 1 if (SREG(s) = 0) then PC←PC+k + 1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC←PC+k + 1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BREQ BRNE	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k s, k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k + 1 if (SREG(s) = 0) then PC ← PC+k + 1 if (Z = 1) then PC ← PC + k + 1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBC BREQ	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k s, k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k + 1 if (SREG(s) = 0) then PC ← PC+k + 1 if (Z = 1) then PC ← PC + k + 1 if (Z = 0) then PC ← PC + k + 1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k s, k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k+1 if (SREG(s) = 0) then PC ← PC+k+1 if (Z = 1) then PC ← PC + k+1 if (Z = 0) then PC ← PC + k+1 if (C = 1) then PC ← PC + k+1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC	Rd,Rr Rd,Kr Rd,K Rr, b Rr, b P, b P, b s, k s, k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC←PC+k + 1 if (SREG(s) = 0) then PC←PC+k + 1 if (Z = 1) then PC ← PC + k + 1 if (Z = 0) then PC ← PC + k + 1 if (C = 1) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSC BRCC BRSH	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b S, k S, k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (R(r(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC←PC+k + 1 if (SREG(s) = 0) then PC←PC+k + 1 if (Z = 0) then PC ← PC + k + 1 if (Z = 0) then PC ← PC + k + 1 if (C = 1) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1	I None Z, N,V,C,H Z, N,V,C,H A, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1,2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRCC BRSH BRLO	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b S, k k k k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Same or Higher Branch if Lower	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr Rd − Rr Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k + 1 if (Z = 1) then PC ← PC + k + 1 if (Z = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1 if (C = 0) then PC ← PC + k + 1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCC BRNE BRCC BRSH BRLO BRMI	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k s, k k k k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k+1 if (SREG(s) = 0) then PC ← PC+k+1 if (Z = 0) then PC ← PC + k+1 if (C = 1) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 1) then PC ← PC + k+1 if (C = 1) then PC ← PC + k+1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCC BRNE BRCC BRSH BRLO BRMI BRPL	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k k k k k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr Rd − Rr Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k+1 if (SREG(s) = 0) then PC ← PC+k+1 if (Z = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 1) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCC BRNE BRCC BRSH BRLO BRMI BRPL BRGE	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k k k k k k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Hinus Branch if Plus Branch if Greater or Equal, Signed	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k+1 if (SREG(s) = 0) then PC ← PC+k+1 if (Z = 1) then PC ← PC + k+1 if (Z = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 1) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (N = 1) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCC BRCS BRCC BRSH BRLO BRMI BRLO BRMI BRPL BRGE BRCT	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k k k k k k k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if I Swer or Higher Branch if Hinus Branch if Minus Branch if Greater or Equal, Signed Branch if Greater or Equal, Signed	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k+1 if (SREG(s) = 0) then PC ← PC+k+1 if (Z = 1) then PC ← PC + k+1 if (Z = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (N = 1) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRCC BRSH BRLO BRHL BRLO BRHL BRHL BRHL BRHL BRHL BRHL BRHL BRHL	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k k k k k k k k k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Hequal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if I Swame or Higher Branch if House Branch if House Branch if House Branch if Huse Branch if Huse Branch if Huse Flag Set Branch if Half Carry Flag Set	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (R(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k+1 if (SREG(s) = 0) then PC ← PC+k+1 if (Z = 1) then PC ← PC + k+1 if (Z = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 1) then PC ← PC + k+1 if (N = 1) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCC BRCQ BRNL BRCS BRCC BRCC BRSH BRLC BRSH BRLL BRGE BRLT BRHS BRHS BRHC	Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k k k k k k k k k k k k k k k	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Hequal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Huls Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	if (Rd = Rr) PC ← PC + 2 or 3 Rd − Rr Rd − Rr − C Rd − K if (Rr(b)=0) PC ← PC + 2 or 3 if (R(b)=1) PC ← PC + 2 or 3 if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3 if (SREG(s) = 1) then PC ← PC+k+1 if (SREG(s) = 0) then PC ← PC+k+1 if (Z = 1) then PC ← PC + k+1 if (Z = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (C = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1 if (N = 0) then PC ← PC + k+1	I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None	5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN	1	Clear Negative Flag	N ← 0	N	1
SEZ	1	Set Zero Flag	Z ← 1	Z	1
CLZ	1	Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER		T., 2. 2	T	1	1 .
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect Load Indirect and Post-Inc.	Rd ← (X)	None	2
LD	D 1 1/		$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
	Rd, X+		V V 4 D-1 (V)		
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD LD	Rd, - X Rd, Y	Load Indirect and Pre-Dec. Load Indirect	$Rd \leftarrow (Y)$	None None	2
LD LD LD	Rd, - X Rd, Y Rd, Y+	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$	None None None	2 2
LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None None None	2 2 2
LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$	None None None None None	2 2 2 2
LD LD LD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$	None None None None None None None	2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$	None None None None None None None None	2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z Rd, Z+ Rd, -Z	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None None None None None None None None	2 2 2 2 2 2 2 2 2
LD L	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, Z+q	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2
LD L	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, Z+q Rd, k	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, Z+q Rd, k X, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+q Rd, k X, Rr X+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD S ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+q Rd, k X, Rr X+, Rr - X, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS ST ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, X+q Rd, K X, Rr X+, Rr - X, Rr Y, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, Z+q Rd, K X, Rr X+, Rr - X, Rr Y+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (X)$ $Rd \leftarrow $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (X)$ $Rd \leftarrow $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS ST ST ST ST STD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect sith Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (X + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K)$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+q, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, RrX, Rr Y+, RrY, Rr Y+q, Rr Z+q, Rr Z+, Rr Z+q, Rr Z+q, Rr Z+q, Rr Z+q, Rr Z+q, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K)$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+q, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect source Indirect Store Indirect S	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z+q,Rr Z+q,Rr L+q,Rr Z+q,Rr k, Rr	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$ \begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K + q) \leftarrow Rr \\$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z+q, Rr Z+q, Rr Z+q, Rr Rd, R	Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect shift Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect shift Displacement Store Indirect	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (R) \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD S ST S	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, Z+q Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y+, Rr - Y+q, Rr Z+, Rr Z+, Rr - Z, Rr Z+q, Rr Rd, Z+	Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Pre-Dec. Store Indirect St	$ \begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow Rr \\ (K) \leftarrow Rr \\ (K) \leftarrow Rr \\ (R) \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Rd \leftarrow (Z), Z \leftarrow Z \leftarrow Z + 1 \\ Rd \leftarrow (Z), Z \leftarrow Z $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z+q, Rr Z+q, Rr Z+q, Rr Rd, R	Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect shift Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect shift Displacement Store Indirect	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (R) \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A





6. Ordering Information

6.1 ATmega644

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
		ATmega644V-10AU	44A	la dontal d
10	1.8 - 5.5V	ATmega644V-10PU	40P6	Industrial (-40°C to 85°C)
		ATmega644V-10MU	44M1	(-40 0 10 03 0)
		ATmega644-20AU	44A	la disetala l
20	2.7 - 5.5V	ATmega644-20PU	40P6	Industrial (-40°C to 85°C)
		ATmega644-20MU	44M1	(-40 0 10 03 0)

Note:


- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs. V_{CC} see "Speed Grades" on page 318.

	Package Type
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

14

7. Packaging Information

7.1 44A



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE 1.20 Α _ _ Α1 0.05 0.15 A2 0.95 1.00 1.05 D 11.75 12.00 12.25 D1 9.90 10.00 10.10 Note 2 Ε 12.00 12.25 11.75 E1 9.90 10.00 10.10 Note 2 В 0.30 _ 0.45 С 0.20 0.09 L 0.45 0.75 0.80 TYP

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001



2325 Orchard Parkway San Jose, CA 95131 TITLE


44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO.	REV.
44A	В






7.2 40P6







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	4.826	
A1	0.381	_	_	
D	52.070	_	52.578	Note 2
Е	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
eB	15.494	_	17.526	
е		2.540 TYP)	


09/28/01

В

DRAWING NO. | REV.

40P6

7.3 44M1





8. Errata

8.1 Rev. C

- Inaccurate ADC conversion in differential mode with 200x gain.
- 1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC < 3.6V, random conversions will be inaccurate. Typical absolute accuracymay reach 64 LSB.

Problem Fix/Workaround

None

8.2 Rev. B

Not sampled

8.3 Rev. A

- EEPROM read from application code does not work in Lock Bit Mode 3.
- 1. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

Problem Fix/Work around

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. 2593M - 08/07

- 1. Updated "Features" on page 1.
- 2. Updated description in "Stack Pointer" on page 13.
- 3. Updated "Power-on Reset" on page 46.
- Updated "Brown-out Detection" on page 47.
- 5. Updated "Internal Voltage Reference" on page 48.
- 6. Updated code example in "MCUCR MCU Control Register" on page 58.
- 7. Added "System and Reset Characteristics" on page 320.
- 8. All Register Descriptions moved to the end of their respective chapters.

9.2 Rev. 2593L - 02/07

- 1. Updated bit description on page 153
- 2. Updated typos in "External Interrupts" Section 11.1.6 on page 63
- 3. UpdatedTable 24-8 on page 280
- 4. Updated Table 24-7 on page 280.

9.3 Rev. 2593K - 01/07

- 1 Removed the "Not recommended in new designs" notice on page 1.
- 2. Updated Figure 2-1 on page 3.
- 3. Updated "PCIFR Pin Change Interrupt Flag Register" on page 62.
- 4. Updated Table 21-4 on page 248.
- 5. Added note to "DC Characteristics" on page 316.

9.4 Rev. 2593J - 09/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 33.
- 2. Updated "Fast PWM Mode" on page 117.
- 3. Updated "Device Identification Register" on page 260.
- 4. Updated "Signature Bytes" on page 287.
- 5. Updated Table 13-3 on page 97, Table 13-6 on page 98, Table 14-3 on page 126, Table 14-4 on page 126, Table 14-5 on page 127, Table 15-3 on page 146, Table 15-6 on page 147 and Table 15-8 on page 148.





9.5 Rev. 2593I - 08/06

- 1. Updated note in "Pin Configurations" on page 2.
- 2. Updated Table 7-2 on page 29, Table 12-11 on page 80 and Table 24-7 on page 280.
- 3. Updated "Timer/Counter Prescaler" on page 145.

9.6 Rev. 2593H - 07/06

- 1. Updated "Fast PWM Mode" on page 117.
- 2. Updated Figure 14-7 on page 118.
- 3. Updated Table 24-7 on page 280.
- 4. Updated "Packaging Information" on page 362.

9.7 Rev. 2593G - 06/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 33.
- 2. Updated "OSCCAL Oscillator Calibration Register" on page 37.
- 3. Updated Table 26-1 on page 319.

9.8 Rev. 2593F - 04/06

- 1. Updated typos.
- 2. Updated "ADC Noise Reduction Mode" on page 40.
- 3. Updated "Power-down Mode" on page 40.

9.9 Rev. 2593E - 04/06

Updated "Calibrated Internal RC Oscillator" on page 33.

9.10 Rev. 2593D - 04/06

- Updated "Bit 6 ACBG: Analog Comparator Bandgap Select" on page 231.
- 2. Updated "Prescaling and Conversion Timing" on page 236.

9.11 Rev. 2593C - 03/06

- 1. Added "Not recommended in new designs".
- 2. Removed RAMPZ– Extended Z-pointer Register for ELPM/SPM from datasheet.
- 3. Updated Table 10-1 on page 55.

- 4. Updated code example in "Interrupt Vectors in ATmega644" on page 55.
- 5. Updated "Setting the Boot Loader Lock Bits by SPM" on page 276.
- 6. Updated "Register Summary" on page 354.

9.12 Rev. 2593B - 03/06

- 1. Removed the occurancy of ATmega164 and ATmega324.
- 2. Updated Adresses in Registers.
- 3. Updated "Architectural Overview" on page 9.
- 4. Updated SRAM sizes in "SRAM Data Memory" on page 18.
- 5. Updated "I/O Memory" on page 20.
- 6. Updated "PRR Power Reduction Register" on page 44.
- 7. Updated Register bit Discription in "Register Description" on page 146.
- 8. Updated Note in "Overview of the TWI Module" on page 206.
- 9. Updated Feauters in "Analog-to-digital Converter" on page 233.
- 10. Changed name from "SFIOR" to "ADCSRB" in "Starting a Conversion" on page 235, in "Bit 5 ADATE: ADC Auto Trigger Enable" on page 250 and "Bit 7, 5:3 Res: Reserved Bits" on page 251.
- 11. Updated "Signature Bytes" on page 287.
- 12. Updated "DC Characteristics" on page 316.
- 13. Updated "Typical Characteristics" on page 326.
- 14. Updated Example in "Supply Current of IO modules" on page 331.
- 15. Updated "Register Summary" on page 354.
- 16. Updated Figure 6-2 on page 18 and Figure 21-1 on page 234.
- 17. Updated "Errata" on page 365.
- 18. Updated Table 9-1 on page 47, Table 9-4 on page 51, Table 10-1 on page 55, Table 23-1 on page 260, Table 25-7 on page 287, Table 25-15 on page 299, Table 26-6 on page 322, Table 27-1 on page 331, Table 27-2 on page 332.

9.13 Rev. 2593A-06/05

1. Initial revision.





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof AVR[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.