OFR1 - Offset compensation register 1

OFR1 - Offset compensation register 1											
address: 0xA4							Defaults: 0x00				
Bit		7	6	5	4	3	2	1	0		
Name OFR1 [7: 0]											
R/W		W/R									
Bit	Name		description								
7: 0		OFR1 Offset o	ompensation regis	ster 1; OFR1 As	signed. Stored in	wos comple	ment format				

ADMSC - ADC Monitoring channel status and control register

			ADMS	C - ADC Monitor	ring channel stat	us and	control	register			
address: 0xAC							Defaults: 0x01				
Bit		7	6	5	4	3		2	1	0	
Name	9	AMOF	-	-	-	AMFC3 AMFC2		MFC2 AMFC	1 AMFC0		
R/W		-	-	-	- R / W			R/W	R/W	R/W	
Bit	Na	ime	description								
7	,	AMOF Automatic	monitoring overf	low event type fla	g; 1 = On overflor	w, 0 = U	nderflow	•			
6: 4	-		Unimplemented								
3: 0		AMFC Automatic monitoring control bit Digital Filter: 0000 = Disable configuration 0001 = A conversion filterless 0010 = Two consecutive agreement 0011 = Three consecutive agreement 1110 = 14 Consecutive agreement 1111 = 15 Consecutive agreement									

ADT0L - Automatic monitoring low threshold underflow 8 Place

ADT0L - Automatic monitoring low threshold underflow 8 Place											
address	: 0xA	5		Defa	Defaults: 0x00						
Bit		7	6	5	4	3	2	1	0		
Name ADT0L [7: 0]											
R/W		W/R									
Bit	Na	Name description									
7: 0	-	ADT0L Overflow	Threshold Regist	er Low automatic	monitoring 8 Place	e					