TCNT2 -TC2 Count value register

TCNT2 - TC2 Count value register										
address: 0xB2					Defaults	Defaults: 0x00				
Bit	7	6	5	4	3	2	1	0		
BIT	TCNT27 T	CNT26 TCN	T25 TCNT24	TCNT23 TC	NT22 TCNT	21 TCNT20	R/W			
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name description	pn								
7: 0	TCNT2	TC2 Count value register. by TCNT2 Directly to the counter register 8 Read and write access to the counter value. CPU Correct TCNT2 Write to register on the next timer clock cycle to prevent the occurrence of compare match, ever if the timer has stopped. This allows initialization TCNT2 And the value of the register OCR2 The value of the agreement without causing disruption. If you write TCNT2 The value is equal to or bypassed OCR2 Value, compare match will be lost, resulting in incorrect waveform generation. When the timer stops counting the clock source is not selected, but CPU Still access TCNT2 . CPU								

OCR2A - TC2 Output Compare Register A

	OCR2A - TC2 Output Compare Register A									
address: 0xB3 Defaults: 0x00										
Bit	7	6	5	4	3	2	1	0		
DIL	OCR2A	7 OCR2A6 OCF	R2A5 OCR2A	4 OCR2A3 (OCR2A2 OC	R2A1 OCR2	A0 R / WR / \	W		
		R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit Name des					description					
TC2 Output Compare Register A. OCR2A It contains a 8 Bit data, with the counter value continuously TCNT2 Compare. Compare generate an output compare interrupt, or to the OC2A Waveform generation pins. When PWM double buffered registers. The normal operating mode and match clear mode, double buffering Double buffering may be updated OCR2A OCR2A Register with the maximum or minimum count up the time synchronization, thereby propulse, eliminating interference pulses. When using the double buffering feature CPU Access is register, double buffering is disabled CPU Access is OCR2A itself.						h PWM When mo uffering function i	de, OCR2A Usi s disabled.			

OCR2B - TC2 Output Compare Register B

OCR2B - TC2 Output Compare Register B									
address: 0xB4					Defaults: 0x00				
Bit	7	6	5	4	3	2	1	0	
	OCR2B7 O	CR2B6 OCR	2B5 OCR2B4	OCR2B3 O	CR2B2 OCR	2B1 OCR2B	0 R / W		
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	