

Bit	Name	description
7: 0	OCR2B	<p>TC2 Output Compare B register.</p> <p>OCR2B It contains a 8 Bit data, with the counter value continuously TCNT2 Compare. Compare match can be used to generate an output compare interrupt, or to the OC2B Waveform generation pins. When PWM When mode, OCR2B Using double buffered registers. The normal operating mode and match clear mode, double buffering function is disabled.</p> <p>Double buffering may be updated OCR2B Register with the maximum or minimum count up the time synchronization, thereby preventing asymmetrical PWM Pulse, eliminating interference pulses. When using the double buffering feature CPU</p> <p>Access is OCR2B When the buffer register, double buffering is disabled CPU Access is OCR2B itself.</p>

TIMSK2 - TC2 Interrupt mask register

TIMSK2 - TC2 Interrupt mask register								
address: 0x70					Defaults: 0x00			
Bit	7	6	5	4	3	2	1	0
	-	-	-	-	-	OCIE2B OCIE2A		TOIE2
R / W	-	-	-	-	- R / W		R / W	R / W
Bit	Name	description						
7: 3		Reservations.						
2	OCIE2B	<p>TC2 Output Compare B Match interrupt enable bit. when OCIE2B Bit "1" And Global Interrupt Set, TC2 Output Compare B Match interrupt is enabled. When a compare match occurs, i.e., TIFR2 in OCF2B When the bit is set, an interrupt is generated.</p> <p>when OCIE2B Bit "0" Time, TC2 Output Compare B Match interrupts are disabled.</p>						
1	OCIE2A	<p>TC2 Output Compare A Match interrupt enable bit. when OCIE2A Bit "1" And Global Interrupt Set, TC2 Output Compare A Match interrupt is enabled. When a compare match occurs, i.e., TIFR2 in OCF2A When the bit is set, an interrupt is generated.</p> <p>when OCIE2A Bit "0" Time, TC2 Output Compare A Match interrupts are disabled.</p>						
0	TOIE2	<p>TC2 Overflow interrupt enable bit. when TOIE2 Bit "1" And Global Interrupt Set, TC2 Overflow interrupt is enabled. when TC2 Overflow occurs, that is, TIFR2 middle TOV2 When the bit is set, an interrupt is generated. when TOIE2 Bit "0" Time,</p> <p>TC2 Overflow interrupts are disabled.</p>						

TIFR2 - TC2 Interrupt Flag Register

TIFR2 - TC2 Interrupt Flag Register								
address: 0x37					Defaults: 0x00			
Bit	7	6	5	4	3	2	1	0
	-	-	-	-	-	OCF2B	OCF2A	TOV2
R / W	-	-	-	-	- R / W		R / W	R / W
Bit	Name	description						
7: 3	-	Reservations.						
2	OCF2B	TC2 Output Compare B Matching flag.						