

		When using the double buffering feature CPU Access is OCR3B When the buffer register, double buffering is disabled CPU Access is OCR3B itself.
--	--	--

**OCR3CL-TC3 Output Compare Register C Low byte**

<b>OCR3CL - TC3 Output Compare Register C Low byte</b>								
address: 0x9E					Defaults: 0x00			
Bit	7	6	5	4	3	2	1	0
Name	OCR3CL7	OCR3CL6	OCR3CL5	OCR3CL4	OCR3CL3	OCR3CL2	OCR3CL1	OCR3CL0
R / W	R / W	R / W	R / W	R / W	R / W	R / W	R / W	R / W
Bit	Name description							
7: 0	<p>Output Compare Register C The low byte.</p> <p><b>OCR3CL with OCR3CH Incorporated into the composition together 16 Bit OCR3C . Read and write 16 Bit register requires two operations. write 16</b></p> <p><b>Place OCR3C When, you should write OCR3CH . read 16 Place OCR3C When, it should read OCR3CL .</b></p> <p>OCR3C Continuously with the counter value TCNT3 Compare. Compare match can be used to generate an output compare interrupt, or</p> <p>Used in OC3C Waveform generation pins.</p> <p><b>When PWM When mode, OCR3C Using double buffered registers. The normal mode and clear mode match</b></p> <p><b>, The double buffering is disabled. Double buffering may be updated OCR3C The count register with the maximum or minimum time</b></p> <p><b>Step up, thereby preventing the generation of asymmetrical PWM Pulse, eliminating interference pulses.</b></p> <p><b>When using the double buffering feature CPU Access is OCR3C When the buffer register, double buffering is disabled CPU Access is OCR3C</b></p> <p><b>itself.</b></p>							

**OCR3CH-TC3 Output Compare Register C High Byte**

<b>OCR3CH - TC3 Output Compare Register C High Byte</b>								
address: 0x9F					Defaults: 0x00			
Bit	7	6	5	4	3	2	1	0
Name	OCR3CH7	OCR3CH6	OCR3CH5	OCR3CH4	OCR3CH3	OCR3CH2	OCR3CH1	OCR3CH0
R / W	R / W	R / W	R / W	R / W	R / W	R / W	R / W	R / W
Bit	Name description							
7: 0	<p>Output Compare Register C The high byte.</p> <p><b>OCR3CL with OCR3CH Incorporated into the composition together 16 Bit OCR3C . Read and write 16 Bit register requires two operations. write</b></p> <p><b>16 Place OCR3C When, you should write OCR3CH . read 16 Place OCR3C When, it should read OCR3CL .</b></p> <p>OCR3C Continuously with the counter value TCNT3 Compare. Compare match can be used to generate an output compare interrupt, or</p> <p>Who used to OC3C Waveform generation pins.</p> <p><b>When PWM When mode, OCR3C Using double buffered registers. The normal mode and clear mode match</b></p> <p><b>, The double buffering is disabled. Double buffering may be updated OCR3C Register with the maximum or minimum counting time</b></p> <p><b>Synchronize, thereby preventing asymmetrical PWM Pulse, eliminating interference pulses.</b></p> <p><b>When using the double buffering feature CPU Access is OCR3C When the buffer register, double buffering is disabled CPU Access is</b></p> <p><b>OCR3C itself.</b></p>							

**DTR3L-TC3 Dead Time Register Low Byte**

<b>DTR3L - TC3 Dead Time Register Low Byte</b>	
address: 0x9C	Defaults: 0x00