

Stack Pointer

The stack is used to store temporary data, local variables, and the return address of interrupts and subroutine calls. Note that the Stack is implemented as growing from higher to lower memory locations. The Stack Pointer Register always points to the top of the Stack. The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt Stacks are located. A Stack PUSH command will decrease the Stack Pointer.

The Stack in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. Initial Stack Pointer value equals the last address of the internal SRAM and the Stack Pointer must be set to point above start of the SRAM. Please refer to the system data memory section for the address of the SRAM mapped in the system data store.

Stack Pointer Instructions

Instruction	Stack Pointer	Description
PUSH	Decrement 1	Data is pushed onto the stack
CALL ICALL RCALL	Decrement 2	Return address is pushed onto the stack with a subroutine call or interrupt
POP	Increment 1	Data is popped from the stack
RET RETI	Increment 2	Return address is popped from the stack with return from subroutine or return from interrupt

The stack pointer consists of two 8-bit registers allocated in the I/O space. The actual length of the stack pointer is related to the system implementation. In some chip implementations of the LGT8XM architecture, the data space is so small that only SPL can satisfy the addressing needs, in which case the SPH register will not appear.

SPH and SPL – Stack Pointer High and Stack Pointer Low Register

SPH/SPL Stack Pointer Register		
SPH: 0x3E (0x5E)		Default: RAMEND
SPL: 0x3D (0x5D)		
SP	SP[15:0]	
R/W	R/W	
Bit Definition		
[7:0]	SPL	Stack pointer low 8 bits
[15:8]	SPH	Stack pointer high 8 bits

Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The LGT8XM is driven by the CPU clock (CLK_{cpu}), which comes directly from the clock source selection circuit of the system. The following figure shows the parallel instruction fetch and execution timing based on the Harvard architecture and the fast access register file concept. This is the basic pipelining concept that enables the core to achieve 1 MIPS/MHz execution efficiency.