## TC0 Interrupt Mask Register - TIMSK0

TIMSKO - TC0 Interrupt mask register											
address:	0x6E			Defaults: 0x00							
Bit	7	6	5	4	3	2	1	0			
	-	-	-	-	-	OCIE0B OCIE0A TOIE0					
R/W	-	-	-	-	- R / W	R/WR/W					
Bit	Name	description									
7: 3		Reservations.									
2 OCIE0B set, an interrupt is generated. when OCIE0B Bit "0" Time, TC0 Output							3 Match interrupts	s are disabl			
1 00	CIE0A	TC0 Output Compare A Match interrupt enable bit. when OCIE0A Bit "1" And Global Interrupt Set, TC0 Output Compare A Match interrupt is enabled. When a compare match occurs, i.e., TIFR0 in OCF0A When the bit is set, an interrupt is generated. when OCIE0A Bit "0" Time, TC0 Output Compare A Match interrupts are disable									
0	TOIE0	TC0 Overflow interenabled. when TC Overflow occurs, t Bit "0" Time, TC0	:0 hat is, TIFR mi	iddle TOV0 Wi	nen the bit is set, a	•		·			

## TC0 Interrupt Flag Register - TIFR0

TIFR0 - TC0 Interrupt Flag Register											
address: 0x	:35				Defaults: 0x00						
D:t	7	6	5	4	3	2	1	0			
Bit	OC0A	OC0B	-	-	-	OCF0B	OCF0A	TOV0			
R/W	R/O	R/O	-	-	-	R/W	R/W	R/W			
Bit	Name	description									
7	OC0A	Compare output waveform signal OC0A . Compare output waveform signal OC0A Software read but not write. Software can not enable  OC0A Signal to its respective IO Before the pin, can first reading OC0A The polarity of the value of the bit to be acquired waveform signal output from the comparator, and by configuring COM0A  Bit and set FOC0A Bits to change its polarity, enabling to avoid OC0A Signal to its respective IO Unwanted disturb pulse produced after the pin.									
6	OC0B	Compare output waveform signal OC0B . Compare output waveform signal OC0B Software read but not write. Software can not enable  OC0B Signal to its respective IO Before the pin, can first reading OC0B Bit									