## Instruction Set Quick Reference

instruction	Operand	description	operating	Flag	cycle
Arithmetic and logic	instructions				
ADD	Rd, Rr	Adding register	$R_d \leftarrow R_{d+}R_r$	Z, C, N, V, H	1
ADC	Rd, Rr	Adding the carry bit register	Rd + Rd+ Rr+ C	Z, C, N, V, H	1
ADIW	R <sub>dl,</sub> K	Now the number is added to the word	Rate Rat + Rate Rat + K	Z, C, N, V, S	1
SUB	Rd, Rr	Add and subtract registers	Rd ← Rd- Rr	Z, C, N, V, H	1
SUBI	R <sub>d</sub> , K	Constant Register Save	Ra ← Ra- K	Z, C, N, V, H	1
SBC	Rd, Rr	Register of addition and subtraction with borrow	Ra ← Ra- Rr- C	Z, C, N, V, H	1
SBCI	R <sub>d</sub> , K	Save Register is constant with borrow	R <sub>d</sub> ← R <sub>d</sub> - K - C	Z, C, N, V, H	1
SBIW	R <sub>dl,</sub> K	Subtract immediate word	Rate Rat + Rate Rat - K	Z, C, N, V, S	1
AND	Rd, Rr	Logic and	Rd ← Rd& Rr	Z, N, V	1
ANDI	R <sub>d</sub> , K	And a constant register logic	Ra ← Ra& K	Z, N, V	1
OR	Rd, Rr	Logical or	R <sub>d</sub> ← R <sub>d I</sub> R <sub>r</sub>	Z, N, V	1
ORI	R <sub>d</sub> , K	Or constant register logic	Ra ← Raj K	Z, N, V	1
EOR	Rd, Rr	XOR register	Ra←Ra⊕Rr	Z, N, V	1
СОМ	Rd	Inverted	Ra←\$FF-Ra	Z, C, N, V	1
NEG	Rd	2 Ban complement	R <sub>d</sub> ← \$ 00 - R <sub>d</sub>	Z, C, N, V, H	1
SBR	R <sub>d</sub> , K	Setting register bit	Ra ← Ra v K	Z, N, V	1
CBR	R <sub>d</sub> , K	Register bit clear	Ra ← Ra v (\$ FF - K)	Z, N, V	1
INC	Rd	Increment	Ra ← Ra+1	Z, N, V	1
DEC	Rd	Decreasing	Ra ← Ra-1	Z, N, V	1
TST	Rd	Tests for 0 Or negative	Ra ← Ra& Ra	Z, N, V	1
CLR	Rd	Clear register	Ra ← Ra ⊕ Ra	Z, N, V	1
SER	Rd	Register are set to 1	Ra←\$FF	None	1
MUL	Rd, Rr	Unsigned multiply	$R_1: R_0 \leftarrow R_0 \times R_r$	Z, C	1
MULS	Rd, Rr	Signed multiply	$R_1: R_0 \leftarrow R_0 \times R_r$	Z, C	1
MULSU	Rd, Rr	Signed unsigned multiplication	$R_1: R_0 \leftarrow R_0 \times R_r$	Z, C	1
FMUL	Rd, Rr	Unsigned multiplication, shift	$R_1: R_0 \leftarrow (R_d \times R_f) \ll 1$	Z, C	1
FMULS	Rd, Rr	Signed multiply, shift	$R_1: R_0 \leftarrow (R_d \times R_f) \ll 1$	Z, C	1
FMULSU	Rd, Rr	Signed unsigned multiplication, shift	R <sub>1:</sub> R <sub>0</sub> ← (R <sub>0</sub> x R <sub>0</sub> ≪ 1	Z, C	1
Jump instructions					
RJMP	К	Relative jump	PC ← PC + K + 1	None	1
IJMP		Indirect jump (to Z At the address)	PC ← Z	None	2
JMP	К	Jump directly	PC ← K	None	2
RCALL	К	Relative subroutine call address	PC ← PC + K + 1	None	1
ICALL		Indirect subroutine call ( Z At the address) PC ← Z		None	2
CALL	К	Direct subroutine call	PC ← K	None	2
RET		Subroutine returns	PC ← Stack	None	2
RETI		Interrupt return	PC ← Stack	ı	2