	Thi	s is the fi	nal list of	new Regis	ters that t	he AVR do	es not ha	ve.	
Addr	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0xF6 0xF5	GUID3 GUID2				GUID	-			
0xF4	GUID1	GUID Byte 2 GUID Byte 1							
0xF3	GUID0					Byte 0			
0xF2	PMCR	PMCE	CLKFS	CLKSS	WCLKS	OSCKEN	OSCMEN	RCKEN	RCMEN
0xF0 0xEE	PMX2 PMX0	WCE PMXCE	STOSC1 C1BF4	STOSC0 ClAF5	C0BF3	C0AC0	XIEN SSB1	E6EN TXD6	C6EN RXD5
0xED	PMX1	-	-	-	-	-	C3AC	C2BF7	C2AF6
0xEC	TCKCSR	-	F2XEN	TC2XF1	TC2XF0	-	AFCKS	TC2XS1	TC2XS0
0xE2	PSSR	PSS1	PSS3	-	-	-	-	PSR3	PSR1
0xE1	OCPUE	PUE7	PUE6	PUE5	PUE4	PUE3	PUE2	PUE1	PUE0
0xE0 0xDE	HDR DAPTE	- DAPTE	-	HDR5	HDR4	HDR3	HDR2	HDR1	HDR0
0xDD	DAPTR	DAPTP			DAP	Trimming			
0xDC	DAPCR	DAPEN	GA1	GA0	DNS2	DNS1	DNS0	DPS1	DPS0
0xCF	LDOCR	WCE	C-1		1 - 5 - 2	PDEN	VSEL2	VSEL1	VSEL0
0xCE 0xCD	VCAL2 VCAL1	Calibration value for 2.048V internal reference Calibration value for 1.024V internal reference							
0xCC	VCAL3	Calibration value for 4.096V internal reference							
0xC8	VCAL	Internal Voltage Reference calibration register							
0xAF	DPS2R	-	-	-	-	DPS2E	LPRCE	TOS1	TOS0
0xAE 0xAD	IOCWK ADCSRD	IOCD7 BGEN	IOCD6 REFS2	IOCD5 IVSEL1	IOCD4 IVSEL0	IOCD3	VDS2	VDS1	VDS0
0xAC	ADMSC	AMOF		-	-	AMFC3	AMFC2	AMFC1	AMFC0
0xAB	ADT1H	ADC Auto-monitor Overflow threshold high byte							
0xAA	ADT1L	ADC Auto-monitor Overflow threshold low byte							
0xA9 0xA8	PORTE DDRE	Port Output E (for compatible with LGT8FX8D) Data Direction E (for compatible with LGT8FX8D)							
0xA8 0xA7	PINE	Port Input E (for compatible with LGT8FX8D)							
0xA6	ADT0H	ADC Auto-monitor Underflow threshold high byte							
0xA5	ADT0L	ADC Auto-monitor Underflow threshold low byte							
0xA4	OFR1	ADC positive offset trimming							
0xA3 0xA1	OFR0 DALR	ADC negative offset trimming DAC data register							
0xA0	DACON	-	-	-	-	DACEN	DAOE	DAVS1	DAVS0
	OCR3CH			e output r		-			
0x9E	OCR3CL	Compare output register low byte of Timer3 C channel							
0x9D 0x9C	DTR3H DTR3L	Dead-band register high byte of Timer3 Dead-band register low byte of Timer3							
	OCR3BH	Compare output register high byte of Timer3 B channel							
0x9A	OCR3BL	Compare output register low byte of Timer3 B channel							
	OCR3AH	Compare output register high byte of Timer3 A channel							
0x98 0x97	OCR3AL ICR3H	Compare output register low byte of Timer3 A channel Input capture register high byte of Timer3							
0x97	ICR3L	Input capture register low byte of Timer3							
0x95	TCNT3H	Counter register high byte of Timer3							
0x94	TCNT3L	Counter register low byte of Timer3							
0x93 0x92	TCCR3D TCCR3C	Control register D of Timer3 Control register C of Timer3							
0x92 0x91	TCCR3B	Control register C of Timer3 Control register B of Timer3							
0x90	TCCR3A	Control register A of Timer3							
0x8D	DTR1H			Dead-ban	_				
0x8C 0x83	DTR1L TCCR1D	DSX17	DSX16	Dead-ban	DAX14	low byte	of Timeri	DSX11	DSX10
0x7D	ADCSRC	OFEN	-	SPN	AMEN	_	SPD	DIFS	ADTM
0x76	DIDR2	-	PB5D	-	-	-	-	-	-
0x75	IVBASE	Interrupt Vector Base Address							
0x74 0x73	PCMSK4 PCMSK3	PCINT[39:32]							
0x73	TIMSK3			ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3
0x67	RCKCAL				RC32K Ca	alibration			
0x65 0x62	PRR1 VDTCR	- WCE	- SWR	PRWDT	-	PRTIM3 VDTS	PREFL	PRPCI VDREN	- VDTEN
0x62 0x5C	E2PD3	VVCE	SWK	- E2P0	CTL Data r		/te 3	V D∨EIN	V D I EIN
0x5B	C1TR	E2PCTL Data register byte 3 AC1 trimming data							
0x5A	E2PD1	E2PCTL Data register byte1							
0x59	DSAH	DSA[31:16] access port of uDSC DSA[15:0] access port of uDSC							
0x58 0x56	DSAL ECCR	WEN	EEN	ERN ERN	SWM	SS port of CP1	CP0	ECS1	ECS0
0x52	COTR	- F (=) 4				ing registe			
0x51	C0XR	-	C00E	C0HYSE	C0PS0	C0WKE	C0FEN	C0FS1	C0FS0
0x4F	DTR0	DCVCZ	DCVCC			ing contro	l register		DCVAA
0x49 0x3A	TCCR0C C1XR	DSX07	DSX06 C10E	DSX05 C1HYSE	DSX04 C1PS0	- C1WKE	- C1FEN	DSX01 C1FS1	DSX00 C1FS0
0x3A	SPFR	RDFULL	RDEMPT	RDPTR1	RDPTR0				WRPTR0
0x38	TIFR3	-	-	ICF3	-	-	OCF3B	OCF3A	TOV3
0x34	PORTF	Port Output of Group F							
0x33 0x32	DDRF PI N F	Data Direction of Group F Port Input of Group F							
0x32	DSDY	DSDY access port of uDSC							
0x30	DSDX			DSI	OX access	port of uE	DSC		
0x2F	C1SR	C1D	C1BG	C10	C1I	C1IE	C1IC	C.	LIS
0x2E 0x2D	PORTE DDRE				-	of Group			
0x2D 0x2C	PINE	Data Direction of Group E Port Input of Group E							
	- · · ·	DSSD access port of uDSC							
0x22	DSSD					•			
	DSSD DSIR DSCR	DSUEN	MM			giter of ut		DSZ	DSC

8-bit LGT8XM

RISC Microcontroller with In-System Programmable FLASH Memory

LGT8F88P LGT8F168P LGT8F328P

Data book Version 1.0.4 (J)

Note: This document has been created for personal use. It is a combination of sources and information. This is not official documentation and is completely unaffiliated with any distribution company or manufacturer. This document is shared freely along with it's source on github. This document is provided as-is in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. In no event will the authors and/or contributors be held liable for any damages arising from the use of this document.