	DORD	Data transfer select bit sequence.					
2		DORD	DORD Order data				
		0	MSB-first transfer				
		1 LSB first transmission					
	UCPHA	Clock phase selection. UCPHA Select data sampling occurs at the start edge or the end edge.					
1		UCPHA	Sampling time				
		0	Starting along				
		1	Trailing Edge				
	UCPOL	Clock polarity selection. UCPOL And changing the selection data sampled on the rising edge or falling edge.					
0		UCPOL	Change the transmission of data Sampling the received data				
		0	XCK The rising edge	XCK Of falling			
		1	XCK Of falling	XCK The rising edge			

UBRRL - USPI Baud Rate Register Low Byte

			UBRI	RL - USPI Baud	Rate Register L	ow Byte			
address: 0xC4					Defaults: 0x00				
Bit		7	6	5	4	3	2	1	0
Nam	е	UBRR7	UBRR6	UBRR5	UBRR4	UBRR3	UBRR2	UBRR1	UBRR0
R/W	V	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Na	ame description							
7: 0 UB	BRR (7:	: 01 USPI Low by	yte portion of reg	ister baud rate.	. USPI Baud rat	e register com	prisina UBRRL		
7.005	, a (_[, .	v	vith UBRRH T	wo parts, joir	ned together	to set the ba	ud rate.		

UBRRH - USPI Baud Rate Register High Byte

		UB	RRH - USPI Bau	ıd Rate Regist	er High Byte					
address: 0xC5					Defaults: 0	Defaults: 0x00				
Bit	7	6	5	4	3	2	1	0		
Name	-	-	-	-	UBRR11 U	UBRR11 UBRR10		UBRR8		
R/W	-	-	-	-	R/W	R/W	R/W	R/W		
Bit	Name description	on								
7: 4	-	USPI Under Reserved.								
3: 0 UBRR [11: 8]		USPI High byte portion of register baud rate. USPI Baud rate register comprising UBRRL with UBRRH Two parts, joined together to set the baud rate. UBRR = {UBRR [11: 8], UBRRL}								