OVERVIEW

This is a comparison of the instruction set from the ATMEL Atmega328 and the LGT8Fx. My work can be seen on the page titled "CompareWorkbook" inside the "AVRvsLGTInstructionset" spreadsheet. On that page I carefully extracted the tables directly from all three PDF datasheets and compared them line by line. I used the ATMEL list order and rearranged the LGT instructions to compare them 1:1. The results of this comparison are shown below. In short, the LGT has 3 missing instructions and 4 new instructions not present in the Atmega328. Several instructions also claim to take fewer cycles with the

the LGT instructions to compare them 1:1. The results of this comparison are shown below. In short, the LGT has 3 missing instructions and 4 new instructions not present in the Atmega328. Several instructions also claim to take fewer cycles with the LGT.						
Instruction	s present	in the Atmega328 but NOT in the LGT8F328 :				
Mnemonics	Operands	Description	Operation	Flags	#Clocks	
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1	
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1	
SPM		Store Program Memory	(Z) ← R1:R0	None	-	
NEW instru	ictions on	hy proceed in the LCT0E220 .				
		ly present in the LGT8F328 : Description	Operation	Flags	#Clocks	
LD	Rd, Z+		Rd \leftarrow (Z), Z \leftarrow Z+1	Flags		
LD LD		间接加载,地址递增 Indirect loading, address increment		None	1 1	-
	Rd, -Z	地址递减,间接加载 Decrement of address, indirect loading	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None		-
LDD LDS	Rd, Z+q	带偏移量的间接加载 Indirect loading with offset	$Rd \leftarrow (Z + q)$	None	2	-
LDS	Rd, k	直接从SRAM中加载 Load directly from SRAM	Rd ← (k)	None	2	
Instruction	s present	in the Atmega328 AND in the LGT8F328, but claiming	to take less clock cycles.			
Mnemonics	Operands	Description	Operation	Flags	#CLK ATMEL	#CL
ADIW	RdI,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2	
SBIW	RdI,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2	
MUL	Rd,Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2	
MULS	Rd,Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2	
MULSU	Rd,Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2	
FMUL	Rd,Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2	
FMULS	Rd,Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2	
FMULSU	Rd,Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2	
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2	
IMP(1)	k	Direct Jump	PC ← k	None	3	
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3	
ICALL	I N	Indirect Call to (Z)	PC ← Z	None	3	
CALL(1)	k	Direct Subroutine Call	PC ← k	None	4	
RET	IK .	Subroutine Return	PC ← STACK	None	4	
RETI		Interrupt Return	PC ← STACK	ivone	4	
	Dd Dr	·		None		
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3	
SBRC	Rr,b	Skip if Bit in Register Cleared	if $(Rr(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3	
SBRS	Rr,b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3	
SBIC	P,b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3	1
SBIS	P,b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3	1
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2	
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2	
LD	Rd,X	Load Indirect	Rd ← (X)	None	2	
_D	Rd,X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2	1
_D	Rd,-X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2	1
_D	Rd,Y	Load Indirect	Rd ← (Y)	None	2	1
_D	Rd,Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2	1
LD	Rd,-Y	Load Indirect and Pre-Dec.	Y ← Y - 1, Rd ← (Y)	None	2	1
LDD	Rd,Y+q	Load Indirect with Displacement	Rd ← (Y + q)	None	2	1
_D	Rd,Z	Load Indirect	Rd ← (Z)	None	2	1
_D	Rd,Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2	1
LD	Rd,-Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, Rd \leftarrow (Z)	None	2	1
_DD	Rd,Z+q	Load Indirect with Displacement	Rd ← (Z + q)	None	2	1
ST	X,Rr	Store Indirect	(X) ← Rr	None	2	
ST	X+,Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2	
ST .	-X,Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2	
ST	Y,Rr	Store Indirect	(Y) ← Rr	None	2	
ST	Y+,Rr	Store Indirect and Post-Inc.	(Y) ← Rr, Y ← Y + 1	None	2	
ST	-Y,Rr	Store Indirect and Pre-Dec.	Y ← Y - 1, (Y) ← Rr	None	2	
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2	
ST .	Z,Rr	Store Indirect	(Z) ← Rr	None	2	
ST .	Z+,Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2	
ST	-Z,Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2	
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2	
LPM	_ · ¬,· · ·	Load Program Memory	R0 ← (Z)	None	3	
LPM	Rd,Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3	
LPM	Rd,Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3	
PUSH	Rr Rr	Push Register on Stack	STACK ← Rr	None	2	
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2	-

Rd ← STACK

None

POP

Rd

Pop Register from Stack