

## Instruction Set Quick Reference

instruction	Operand	description	operating	Flag	cycle
Arithmetic and logic instructions					
ADD	$R_d, R_r$	Adding register	$R_d \leftarrow R_d + R_r$	Z, C, N, V, H	1
ADC	$R_d, R_r$	Adding the carry bit register	$R_d \leftarrow R_d + R_r + C$	Z, C, N, V, H	1
ADIW	$R_d, K$	Now the number is added to the word	$R_{d0} R_d \leftarrow R_{d0} R_d + K$	Z, C, N, V, S	1
SUB	$R_d, R_r$	Add and subtract registers	$R_d \leftarrow R_d - R_r$	Z, C, N, V, H	1
SUBI	$R_d, K$	Constant Register Save	$R_d \leftarrow R_d - K$	Z, C, N, V, H	1
SBC	$R_d, R_r$	Register of addition and subtraction with borrow	$R_d \leftarrow R_d - R_r - C$	Z, C, N, V, H	1
SBCI	$R_d, K$	Save Register is constant with borrow	$R_d \leftarrow R_d - K - C$	Z, C, N, V, H	1
SBIW	$R_d, K$	Subtract immediate word	$R_{d0} R_d \leftarrow R_{d0} R_d - K$	Z, C, N, V, S	1
AND	$R_d, R_r$	Logic and	$R_d \leftarrow R_d \& R_r$	Z, N, V	1
ANDI	$R_d, K$	And a constant register logic	$R_d \leftarrow R_d \& K$	Z, N, V	1
OR	$R_d, R_r$	Logical or	$R_d \leftarrow R_d   R_r$	Z, N, V	1
ORI	$R_d, K$	Or constant register logic	$R_d \leftarrow R_d   K$	Z, N, V	1
EOR	$R_d, R_r$	XOR register	$R_d \leftarrow R_d \oplus R_r$	Z, N, V	1
COM	$R_d$	Inverted	$R_d \leftarrow \$FF - R_d$	Z, C, N, V	1
NEG	$R_d$	2 Ban complement	$R_d \leftarrow \$00 - R_d$	Z, C, N, V, H	1
SBR	$R_d, K$	Setting register bit	$R_d \leftarrow R_d \vee K$	Z, N, V	1
CBR	$R_d, K$	Register bit clear	$R_d \leftarrow R_d \vee (\$FF - K)$	Z, N, V	1
INC	$R_d$	Increment	$R_d \leftarrow R_d + 1$	Z, N, V	1
DEC	$R_d$	Decreasing	$R_d \leftarrow R_d - 1$	Z, N, V	1
TST	$R_d$	Tests for 0 Or negative	$R_d \leftarrow R_d \& R_d$	Z, N, V	1
CLR	$R_d$	Clear register	$R_d \leftarrow R_d \oplus R_d$	Z, N, V	1
SER	$R_d$	Register are set to 1	$R_d \leftarrow \$FF$	None	1
MUL	$R_d, R_r$	Unsigned multiply	$R_{17} R_0 \leftarrow R_d \times R_r$	Z, C	1
MULS	$R_d, R_r$	Signed multiply	$R_{17} R_0 \leftarrow R_d \times R_r$	Z, C	1
MULSU	$R_d, R_r$	Signed unsigned multiplication	$R_{17} R_0 \leftarrow R_d \times R_r$	Z, C	1
FMUL	$R_d, R_r$	Unsigned multiplication, shift	$R_{17} R_0 \leftarrow (R_d \times R_r) \ll 1$	Z, C	1
FMULS	$R_d, R_r$	Signed multiply, shift	$R_{17} R_0 \leftarrow (R_d \times R_r) \ll 1$	Z, C	1
FMULSU	$R_d, R_r$	Signed unsigned multiplication, shift	$R_{17} R_0 \leftarrow (R_d \times R_r) \ll 1$	Z, C	1
Jump instructions					
RJMP	K	Relative jump	$PC \leftarrow PC + K + 1$	None	1
IJMP		Indirect jump (to Z At the address)	$PC \leftarrow Z$	None	2
JMP	K	Jump directly	$PC \leftarrow K$	None	2
RCALL	K	Relative subroutine call address	$PC \leftarrow PC + K + 1$	None	1
ICALL		Indirect subroutine call (Z At the address) $PC \leftarrow Z$		None	2
CALL	K	Direct subroutine call	$PC \leftarrow K$	None	2
RET		Subroutine returns	$PC \leftarrow \text{Stack}$	None	2
RETI		Interrupt return	$PC \leftarrow \text{Stack}$	I	2