After 6 Clock cycles, change IOCR The value of the other bits. After four cycles WCE Automatically
cleared of IOCR Register update operation is invalid.

## MCU Status Register - MCUSR

			MCUSR - IO S	pecial Function Re	gisters Control				
MCUSR:	0x34 (0x54)			Defaults: 0x	Defaults: 0x00				
Bits	SWDD	-	PDRF	OCDRF W	OCDRF WDRF		EXTRF	PORF	
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	
Bit Definition	ns								
[0]	PORF	Pow	Power-on reset flag, write 0 Clear						
[1]	EXTRF	Exte	External reset flag, power-on reset automatically cleared, or write 0 Clear						
[2]	BORF	Detection reset, power-on reset automatically cleared, or write 0 Clear							
[3]	WDRF	Wat	Watchdog reset flag, power-on reset automatically cleared, or write 0 Clear						
[4]	OCDRF	oct	OCD Debugger reset flag, power-on reset automatically cleared, or write 0 Clear						
[5]	PDRF	Fron	From Power / off Wake-up signs, detailed description please refer to the power management section.						
[6]	-	Are	reserved						
[7]	SWDD	SWI Inter then used	SWD Interface disable bit. write 1 Will be closed SWD interface.  SWD After the interface is down, and will not be able to debug ISP operating. If the user program closed Interface, power down process by RESET Way as to prohibit the operation of internal procedures, and then debug ISP operating. SWD After closing the interface, SWD Occupied by two I / O Interface can be used as general-purpose I / O use. To avoid SWDD Misuse, users need to first update in SWDD Within four cycles after a write bit SWDD To take effect.						

## [ Use suggestions]:

To be more accurate and effective use of the reset flag information, it is recommended that users try to read the pre-reset flag in the initialization process and then cleared.

## Watchdog Control Status Register - WDTCSR

				WDTCSF	R - WDT Contro	ol and status re	egisters			
address: 0x60 Defaults: 0x00										
Bit	Bit 7			6	5	4	3	2	1	0
Name		WDII	F WI	DIE WDP3 V	WDTOE WI	DE WDP2 V	VDP1 WDP0	R/W		
		R/\	NR/	WR/W		R/W	R/WR/	WR/WR	/ W	
Bit	Name des	scription								
[7]	WDT Interrupt flag. when WDT Work in the in enable bit WDIE for "1" And the Global Interrupt WDIF  WDT Will be cleared when the interrupt WDI				bal Interrupt W	hen set, WDT A	n interrupt is g	enerated. ca		
[6]	WDIE	WDT II		ıpt enable cor n set WDIE Bi		d Global Inten	rupt set, WDT Ir	nterrupt is ena	abled.	