

LD	Rd, Z +	Indirect load, the address is incremented	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	1/2
LD	Rd, -Z	Address decrement, indirect load	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	1/2
LDD	Rd, Z + q	Indirect with offset loading	$Rd \leftarrow (Z + q)$	None	1/2
LDS	Rd, k	Directly from SRAM Loaded	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Indirect storage	$(X) \leftarrow Rr$	None	1
ST	X +, Rr	Indirect storage, address increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	1
ST	-X, Rr	Address decrement, indirect storage	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	1
ST	Y, Rr	Indirect storage	$(Y) \leftarrow Rr$	None	1
ST	Y +, Rr	Indirect storage, address increment	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	1
ST	-Y, Rr	Address decrement, indirect storage	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	1
STD	Y + q, Rr	Indirect storage tape offset	$(Y + q) \leftarrow Rr$	None	1
ST	Z, Rr	Indirect storage	$(Z) \leftarrow Rr$	None	1
ST	Z +, Rr	Indirect storage, address increment	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	1
ST	-Z, Rr	Address decrement, indirect storage	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	1
STD	Z + q, Rr	Indirect storage tape offset	$(Z + q) \leftarrow Rr$	None	1
STS	k, Rr	Directly to a memory SRAM in	$(K) \leftarrow Rr$	None	2
LPM		Spatial Data Loader	$R0 \leftarrow (Z)$	None	2
LPM	Rd, Z	Spatial Data Loader	$Rd \leftarrow (Z)$	None	2
LPM	Rd, Z +	Loader data, address increment	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, Z +	Indirect load, the address is incremented	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	1
LD	Rd, -Z	Address decrement, indirect load	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	1
LDD	Rd, Z + q	Indirect with offset loading	$Rd \leftarrow (Z + q)$	None	1
LDS	Rd, k	Directly from SRAM Loaded	$Rd \leftarrow (k)$	None	2
IN	Rd, P	Read Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Write port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push	$STACK \leftarrow Rr$	None	1
POP	Rd	Pop	$Rd \leftarrow STACK$	None	1/2
SBI	P, b	Set up IO register	$I / O (P, b) \leftarrow 1$	None	1
CBI	P, b	Clear IO register	$I / O (P, b) \leftarrow 0$	None	1
LSL	Rd	Logical Shift Left	$Rd (n + 1) \leftarrow Rd (n), Rd (0) \leftarrow 0$	Z, C, N, V	1
LSR	Rd	Logical Shift Right	$Rd (n) \leftarrow Rd (n + 1), Rd (7) \leftarrow 0$	Z	1
ROL	Rd	Carry the left loop comprising	$Rd (0) \leftarrow C, Rd (n + 1) \leftarrow Rd (n), C \leftarrow Rd (7)$	Z	1
ROR	Rd	Rotate Right carry bit comprising	$Rd (7) \leftarrow C, Rd (n) \leftarrow Rd (n + 1), C \leftarrow Rd (0)$	Z	1
ASR	Rd	Arithmetic shift right	$Rd (n) \leftarrow Rd (n + 1), n = 0: 6$	Z	1
SWAP	Rd	Bit exchange	$Rd (3: 0) \leftarrow Rd (7: 4), Rd (7: 4) \leftarrow Rd (3: 0)$	None	1
BSET	s	Status bit is set	$SREG (s) \leftarrow 1$	SREG (s)	1
BCLR	s	Status bit is cleared	$SREG (s) \leftarrow 0$	SREG (s)	1
BST	Rr, b	Storage to T Place	$T \leftarrow Rr (b)$	T	1
BLD	Rd, b	read out T Bit to register	$Rd (b) \leftarrow T$	None	1
SEC		We carry flag	$C \leftarrow 1$	c	1
CLC		Clear carry flag	$C \leftarrow 0$	c	1