TWSR - TWI Status Register

			TWSR - TW	l Status Register					
address: 0x	В9					Defau	ılts: 0xF8		
Bit	7	6	5	4		3	2	1	0
Name	TWS7	TWS6	TWS5	TWS4	TV	VS3	-	TWPS1 TV	WPS0
R/W	R/W	R/W	R/W	R/W	R	/WR	/ W	R/W	R/W
Bit	Name	description							
7: 3	TWS [7: 3]	the specific TV	tion TWI And the string of the	ne logic state of the ode of operation. Fr aler control bits, th ction prescaler sett	om T\ e mas	WSR Re	ead values 5		
2	-	Reservations.							
1	TWPS1 TW	/I Prescaler h TWPS1 with T	WPS0 Together	form TWPS [1: 0]	, For	controlli	ng the bit rate of	the prescale fac	ctor, and TWBR
0	TWPS0 TW	/I Prescaler I TWPS0 with T Together contr	WPS1 Together	form TWPS [1: 0]	, For	controlli	ng the bit rate of	the prescale fac	ctor, and TWBR
			TWPS [1: 0]				Presca	le factor	
			0					1	
			1					4	
			2					16	
			3					64	

TWAR - TWI Address register

address: 0xBA						Defaults: 0x00				
Bit	7	6	5	4	3	2	1	0		
Name <sup>-</sup>	TWAR6 TWAR	TWAR4 TW	VAR3 TWAR	2 TWAR1	WAR0 TWG	CER/W				
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit	Name	description								
		TWI Slave addre								
7: 1 TV	WA [6: 0]	TWA for TWI Sk does not require address.				·		•		