Saving Control Register - PRR1

PRR1 - Power control register 1											
PRR1: 0x6	5		Defaults: 0x00								
PRR1		PRWDT	-	PRTIM3	PREFL	PRPCI	-				
R/W		R/W	-	R/W	R/W	R/W	-				
Bit Definitions											
[0]	-	Are reserved	Are reserved								
[1]	PRPCI	Set as 1 , Off the external pin interrupt module and the external clock change									
[2]	PREFL Set as 1 ,shut down FLASH Clock Interface Controller										
[3] PRTIM3 Set as 1 ,shut down TMR3 Clock controller											
[4]	-	Are reserved									
[5]	PRWDT Set as	1 ,shut down WDT Counter Clock									
[7: 6]	-	Are reserved									

MCU Control Register - MCUCR

	MCUCR - MCU Control register										
R/W R/W R/W R/W R/W R/W O R/O R/W R/W R/W Bit Definitions	MCUCR: 0x	(35 (0x55)			Defaults:	Defaults: 0x00					
Bit Definitions	MCUCR FWKEN FPDEN EXRFD				PUD	IRLD	IFAIL	IVSEL	WCE		
MCUCR Update Enable bit, update MCUCR Before, you first need to set this bit, and then 6 Comwithin a period MCUCR Update registers Interrupt Vector Select bit, this location 1 After the interrupt vector address will be based IVBASE Mapped to the new value of the register address The system failed to load configuration bits flag,	R/W	R/W R/W R/W			R/WW	0	R/O	R/W	R/W		
[0] WCE within a period MCUCR Update registers Interrupt Vector Select bit, this location 1 After the interrupt vector address will be based IVBASE Mapped to the new value of the register address The system failed to load configuration bits flag, 0 = By checking the configuration information 1 = Failed to load configuration information [3] IRLD write 1 The reload the system configuration information Pull on the global disable bit [4] PUD 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control	Bit Definitions										
Interrupt Vector Select bit, this location 1 After the interrupt vector address will be based IVBASE											
[1] IVSEL Mapped to the new value of the register address The system failed to load configuration bits flag, [2] IFAIL 0 = By checking the configuration information 1 = Failed to load configuration information [3] IRLD write 1 The reload the system configuration information Pull on the global disable bit [4] PUD 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit [5] EXRFD 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control	[0]										
Mapped to the new value of the register address The system failed to load configuration bits flag, [2] IFAIL 0 = By checking the configuration information 1 = Failed to load configuration information [3] IRLD write 1 The reload the system configuration information Pull on the global disable bit [4] PUD 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit [5] EXRFD 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control	[1]	IVSEL	Interru	pt Vector Select	bit, this location	1 After the interru	pt vector addres	ss will be based	IVBASE		
[2] IFAIL 0 = By checking the configuration information 1 = Failed to load configuration information [3] IRLD write 1 The reload the system configuration information Pull on the global disable bit [4] PUD 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit [5] EXRFD 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control			Mappe	Mapped to the new value of the register address							
1 = Failed to load configuration information [3] IRLD write 1 The reload the system configuration information Pull on the global disable bit [4] PUD 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit [5] EXRFD 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control	[2]	IFAIL	The sy	stem failed to loa	ad configuration I	oits flag,					
[3] IRLD write 1 The reload the system configuration information Pull on the global disable bit 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control			0 = By	0 = By checking the configuration information							
Pull on the global disable bit 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control		1 = Failed to load configuration information									
[4] PUD 0 = Pull-up control to enable global 1 = Close all IO The pull-up resistor External reset filtering disable bit 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control	[3]	IRLD	write 1 The reload the system configuration information								
1 = Close all IO The pull-up resistor External reset filtering disable bit 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control	[4]	PUD		-							
External reset filtering disable bit 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control				·	-						
[5] EXRFD 0 = Enable External reset (190us) The digital filter 1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control											
1 = Disable external reset of the digital filter circuit Flash Power / down Enable Control	[5]	EXRFD		_							
Flash Power / down Enable Control					, ,	-					
						liter circuit					
[O] FFDEN V.System SLEEF Real FLASH Remain powered	[6]	FPDEN				n noworod					
1 :system SLEEP Rear FLASH Power outage						·					
Fast wake-up mode enable control, only Power / Off Mode is active							de is active				
	[7]	FWKEN		·		, . 5401 , 511 WO					
1 : 32us Filter delay					•						