		0	sampling	Set up					
		1	Set up	sampling					
1	SPR1 Ck	SPR1 Clock rate select bit 1 .							
		SPR1 with SPR0 Used to select SPI The clock rate of the transmission. See specific control mode SPCK And the system clock of relational tables.							
0	SPR0 Clo	ock rate select bit 0.							
		SPR1 with SPR0 Used to select SPI The clock rate of the transmission. See specific control mode SPCK And the system							
		clock of relational tables.							

SPSR - SPI Status Register

			SPSR - S	SPI Status Regis	ter					
address: 0x4D					Defaults: 0x00					
Bit	7	6	5	4	3	2	1	0		
Name	e SPIF	WCOL	-	-	- DUAL		-	SPI2X		
R/W	/ R	R	R	R	R	R/W	R	R/W		
Initial	0	0	0	0	0	0	0	0		
Bit Nar	me description									
	SPI Interrupt flag. After serial transfer set SPIF Under the sign, host mode, Configuring SPSS And who							n the input pin is		
7		pulled low, SPIF It will also be set. If at this time SPCR Register SPIE Bit and global interrupt enable bits are set, SPI An interrupt is generated. After entering the interrupt service routine SPIF Bit is automatically cleared by reading first SPSR Re								
	SPIF									
		visit again SPDR Reg	gister cleared SP	PIF Bit.						
		Write Collision flag.	In the process o	f writing data trai	nsmission SPDR	The register se	t WCOL Bit. W	/COL Bit by first		
6 W	COL	Write Collision flag.		•		The register se	t WCOL Bit. W	/COL Bit by first		
	COL	reading SPSR Regis		•		The register se	t WCOL Bit. W	/COL Bit by first		
5	-	reading SPSR Regis		•		The register se	t WCOL Bit. W	/COL Bit by first		
5		reading SPSR Regis Reservations. Reservations.		•		The register se	t WCOL Bit. W	/COL Bit by first		
5	-	reading SPSR Regis	ster visit again S	SPDR Register is	cleared.					
5	-	reading SPSR Regis Reservations. Reservations.	ster visit again S	PDR Register is	cleared.	mission mode.	When set DU <i>l</i>	AL Bit "0" Is		
5	-	reading SPSR Regis Reservations. Reservations. Wire mode control b prohibited SPI Wire	ster visit again S it. When set DU transmission mo	PDR Register is AL Bit "1" , Enab	cleared. le SPI Wire trans	mission mode. SPI Host active	When set DUA	AL Bit "0" Is with MOSI Are		
5 4 3	-	reading SPSR Regis Reservations. Reservations. Wire mode control b	ster visit again S it. When set DU transmission mo	PDR Register is AL Bit "1" , Enab	cleared. le SPI Wire trans	mission mode. SPI Host active	When set DUA	AL Bit "0" Is with MOSI Are		
5 4 3	-	reading SPSR Regis Reservations. Reservations. Wire mode control b prohibited SPI Wire	ster visit again S it. When set DU transmission mo	PDR Register is AL Bit "1" , Enab	cleared. le SPI Wire trans	mission mode. SPI Host active	When set DUA	AL Bit "0" Is with MOSI Are		
5 4 3	-	reading SPSR Regis Reservations. Reservations. Wire mode control b prohibited SPI Wire	ster visit again S it. When set DU transmission mo	PDR Register is AL Bit "1" , Enab	cleared. le SPI Wire trans	mission mode. SPI Host active	When set DUA	AL Bit "0" Is with MOSI Are		
5 4 3	- - - DUAL	reading SPSR Regis Reservations. Reservations. Wire mode control b prohibited SPI Wire used as host data in	it. When set DU transmission mo	AL Bit "1" , Enab	le SPI Wire trans	mission mode. SPI Host active	When set DUA	AL Bit "0" Is with MOSI Are		
5 4 3	- - - DUAL	reading SPSR Regis Reservations. Reservations. Wire mode control b prohibited SPI Wire used as host data in	it. When set DU transmission mo	AL Bit "1" , Enabode. Wire transmi	le SPI Wire trans ssion mode only ecciving host, see	mission mode. SPI Host active chapters desc	When set DUA	AL Bit "0" Is with MOSI Are		

The following table SPCK And the relationship between the system clock. $\label{eq:control}$

SPCK And the relationship between the system clock