The following table is a waveform generation mode control.

Table 5 Waveform Generation Mode Control

WGM3 [3: 0]	Operating mode	TOP Value update	OCR1A time	Position TOV3 time	
0	Normal	0xFFFF	immediately	MAX	
1	8 Place PCPWM 0x00FF		TOP	воттом	
2	9 Place PCPWM 0x01FF		TOP	воттом	
3	10 Place PCPWM 0x03FF		ТОР	воттом	
4	стс	OCR3A	immediately	MAX	
5	8 Place FPWM	0x00FF	воттом	TOP	
6	9 Place FPWM	0x01FF	воттом	TOP	
7	10 Place FPWM 0x03FF		воттом	ТОР	
8	PFCPWM	ICR3	воттом	воттом	
9	PFCPWM	OCR3A	воттом	воттом	
10	PCPWM	ICR3	TOP	воттом	
11	PCPWM	OCR3A	TOP	воттом	
12	стс	ICR3	immediately	MAX	
13	Retention	-	-	-	
14	FPWM	ICR3	TOP	TOP	
15	FPWM	OCR3A	TOP	TOP	

## TCCR3C-TC3 Control register C

TCCR3C - TC3 Control register C											
address: 0x92					Defaults: 0x00						
Bit	7	6	5	4	3	2	1	0			
Name	FOC3A	FOC3B	DOC3B	DOC3A	DTEN3	- DOC3C		FOC3C			
R/W	W	W	-	-	-	-	-	-			
Bit	Name description	on									
7	match. Forcing compare match will not set OCF3A Flag or reload or clear the timer, but the output pin OC3A Will be in accordance with COM3A It sets the appropriate update, just compare match had really happened. Work on PWM When mode, write TCCR3A Cleared when you want to register. Read FOC3A The return value is always zero.										
6	FOC3B Force		DCF3B Flag or re	load or clear the t	imer, but the outported.	ut pin OC3B Will Work on PWM W	be in accord	Forcing compare ance with COM3B It vrite TCCR3A Cleared			
5	DOC3B Prohi	bit output of the comp	arator B Enable c	ontrol bit.							