

SEN		Set the negative sign	$N \leftarrow 1$	N	1
CLN		Clear Negative flag	$N \leftarrow 0$	N	1
SEZ		Set zero flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Enable global interrupt	$I \leftarrow 1$	I	1
CLI		Global Interrupt ban	$I \leftarrow 0$	I	1
SES		Set Symbol Test mark	$S \leftarrow 1$	S	1
CLS		Clear sign symbol test	$S \leftarrow 0$	S	1
SEV		Set two's complement overflow flag	$V \leftarrow 1$	V	1
CLV		Clear twos complement overflow flag	$V \leftarrow 0$	V	1
SET		<b>Set up T Bit ( SREG )</b>	$T \leftarrow 1$	T	1
CLT		<b>Remove T Bit ( SREG )</b>	$T \leftarrow 0$	T	1
<b>MCU Control instruction</b>					
NOP		Dummy instruction		None	1
SLEEP		Goes into sleep mode		None	1
WDR		Watchdog reset		None	1
BREAK		Soft Breakpoints	For debugging purposes only	None	N / A
NOP		Dummy instruction		None	1
SLEEP		Goes into sleep mode		None	1