

| | | | |
|---|-------|--|--|
| | | <p>In non PWM Mode, the force output by comparing bits FOC0B write</p> <p>"1" The way to compare match. Forcing compare match will not set OCF0B Flag or reload or clear the timer, but the output pin OC0B Will be in accordance with</p> <p>COM0B It sets the appropriate update, just compare match had really happened. Read FOC0B The return value is always zero.</p> | |
| 5 | OC0AS | <p>OC0A Output port selection control bits. When set OC0AS Bit "0" Time, OC0A The waveform from the pin PD6 Output; when set OC0AS Bit "1" Time, OC0A The waveform from the pin PE4 Output (QFP32 Package valid).</p> | |
| 4 | DTEN0 | <p>TC0 Dead time enable control bit. When set DTEN0 Bit "1" When, enabling dead-time insertion. OC0A with OC0B They are in B Insertion of dead time waveform of the comparison output is generated based on the channel, inserted by the dead time interval DTR0 Register corresponding to the count time determined. OC0A The polarity of the output waveform COM0 with COM0B The correspondence between the decision, see OC0A</p> <p>After insertion of dead time waveform table shown polarity. When set DTEN0 Bit "0" Is prohibited dead-time insertion, OC0A with OC0B Comparing each of the generated output waveforms.</p> | |
| 3 | WGM02 | <p>TC0 Waveform generation mode control high.</p> <p>WGM02 with WGM00 , WGM01 Together form waveform generation mode control</p> <p>WGM0 [2: 0] , Control and counting of the counter waveform generation mode, see the specific waveform generation pattern table is described.</p> | |
| 2 | CS02 | <p>TC0 Clock control high. For selecting a timing counter 0</p> <p>The clock source.</p> | |
| 1 | CS01 | <p>TC0 Clock selection control bits. For selecting a timing counter 0 The clock source.</p> | |
| 0 | CS00 | <p>TC0 Clock control low. For selecting a timing counter 0</p> <p>The clock source.</p> | |
| | | CS0 [2: 0] | description |
| | | 0 | No clock source, stops counting |
| | | 1 | clk sys |
| | | 2 | clk sys / 8 From prescaler |
| | | 3 | clk sys / 64 From prescaler |
| | | 4 | clk sys / 256 From prescaler |
| | | 5 | clk sys / 1024 From prescaler |
| | | 6 | External Clock T0 Pin, falling edge |
| | | 7 | External Clock T0 Pin on the rising edge |

The following table non PWM Mode (ie, normal mode and CTC Mode), the comparison output of the comparator mode control output waveform.

| COM0x [1: 0] | description |
|--------------|--|
| 0 | OC0x Disconnect, GM IO Port operations |
| 1 | Flip compare match OC0x signal |
| 2 | Clear compare match OC0x signal |
| 3 | When set compare match OC0x signal |