- 2. Set up SPN = 1 ,start up ADC Sampling, recording ADC Sampling results VADC1
- 3. Set up SPN = 0 , start up ADC Sampling, recording ADC Sampling results VADC2
- 4. (VADC1 + VADC2) >> 1 This is the ADC The conversion result

In practice, this algorithm can be combined with the sampling averaging algorithm, even better results can be obtained.

Register Definition

ADC Register List

	<u> </u>			
description	Defaults	address	register	
ADC Low Byte Data Register	0x00	0x78	ADCL	
ADC High Byte Data Register	0x79 0x00		ADCH	
ADC Control and status registers A	0x00	0x7A	ADCSRA	
ADC Control and status registers B	0x7B 0x00 ADC Control and status re		ADCSRB	
ADC Multiplexer control register	0x00	0x7C	ADMUX	
ADC Control and status registers C	0x01	0x7D	ADCSRC	
Digital Input Disable Control Register 0	0x00	0x7E	DIDR0	
Digital Input Disable Control Register 0	0x00	0x7F	DIDR1	
The differential amplifier control register	0x00	0xDC	DAPCR	
Offset compensation register 0	0x00	0xA3	OFR0	
Offset compensation register 1	0x00	0xA4	OFR1	
Automatic monitoring low threshold underflow 8 Place	0x00	0xA5	ADT0L	
Automatic monitoring high threshold underflow 8 Pla	0x00	0xA6	ADT0H	
Automatic monitoring low threshold overflow 8 Place	0x00	0xAA	ADT1L	
Automatic monitoring high threshold overflow 8 Plac	0x00	0xAB	ADT1H	
Automatic monitoring of status and control registers	0x01	0xAC	ADMSC	
ADC Control and status registers D	0x00	0xAD	ADCSRD	

ADCL - ADC Low Byte Data Register

			A	DCL - ADC Lov	v Byte Data Re	gister				
address: 0x78						Defaults	Defaults: 0x00			
Bit		7	6	5	4	3	2	1	0	
Name0		ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	
Name1		ADC3	ADC2	ADC1	ADC0	-	-	-	-	
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial		0	0	0	0	0	0	0	0	
Bit	N	ame	description							
7: 0 A	DC [7:	: 0] /	ADC Data low byte register. when ADLAR Bit "0" Time, ADC Output data are aligned in the low							
ADC [3: 0]			storage register	, i.e., ADCL fo	or ADC [7: 0] ,	Such as Name	e0 Shown; if A	DLAR Bit "1" 1	īme,	
			ADC High output data are stored in the register are aligned, i.e., ADCL height of 4 Bit							
	ADC [3: 0] ,low 4 Bit meaningless, as Name1 Fig.									