

# Topic 7. Combinational Logic Circuit (2)

Prepared by Nabila Husna Shabrina

Contact: nabila.husna@umn.ac.id

## Subtopic

**7.6 Universal Gate** 

7.7 Decoder, Encoder



7.9 Programmable Logic Array









- Universal Gate: NAND & NOR
- Adder dan Subtractor can be represented by universal gate

## Half Adder using NAND Gate


- Sum = A XOR B
- Carry = AB






## Half Adder using NOR Gate


- Sum = A XOR B
- Carry = AB





## Full Adder using NAND Gate

- Sum = A XOR B XOR Cin
- Carry = A Cin + B Cin +AB



#### **Full Adder using NOR Gate**

■ Sum = A XOR B XOR Cin

Carry = A Cin + B Cin + AB


A

B

CARRY


## Half Subtractor using NAND Gate

- Difference = A XOR B
- Borrow = A'B




#### Half Subtractor using NOR Gate

- Difference = A XOR B
- Borrow = A'B




## Full Subtractor using NAND Gate

- Sum = A XOR B XOR Cin
- Carry = A Cin + B
  Cin +AB



#### Full Subtractor using NOR Gate

- Difference = A XOR B XOR Cin
- Borrow = A Cin + B Cin +AB






- Binary code of N digits can be used to store  $2^N$  distinct elements of coded information
- Encoders convert  $2^N$  lines of input into a code of N bits
- Decoders decode the N bits into  $2^N$  lines.

#### **Encoder**


 An encoder is a combinational circuit that converts binary information in the form of a 2<sup>N</sup> input lines into N output lines, which



#### 4 to 2 binary encoderthe

	INPU	OUTPUTS			
Y3	Y2	Y1	YO	A1	AO
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1






$$A1 = Y3 + Y2$$
  
 $A0 = Y3 + Y1$ 

#### 8-to-3-bit Encoder




	INPUTS									ΓS
Y7	Y6	Y5	Y4	Y3	Y2	Y1	YO	A2	A1	A0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

#### 8-to-3-bit Encoder Output Expression



#### Decimal to BCD Encoder


- The decimal to binary encoder usually consists of 10 input lines and 4 output lines
- This encoder accepts the decoded decimal data as an input and encodes it to the BCD output which is available on the output lines



## Decimal to BCD Encoder Output

	INPUTS								JO	TP	UTS		
Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	YO	А3	A2	A1	A0
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	1

Decimal to BCD Encoder Circuit



Main disadvantages of standard digital encoders:


- It can generate the wrong output code when there is more than one input present at logic level "1"
- One simple way to overcome this problem is to "Priorities" the level of each input pin
- This type of digital encoder is known commonly as a Priority Encoder or Pencoder for short
- The priority encoders output corresponds to the currently active input which
  has the highest priority → when an input with a higher priority is present, all
  other inputs with a lower priority will be ignored

#### Decoder

• Decoder is multi-input multi output logic circuit which decodes n input into  $2^N$  possible outputs



### 2 to 4 Binary Decoders



Α	В	Q0	Q1	Q2	Q3
0	0 .	1	9	0	0
0	1	0	1	10	0
1	0	0	0	1	/0/
1	1	0	0	0	1


#### 2 to 4 Binary Decoders

Qo=A'B'

Q1=A'B


Q2=AB'

Q3=AB



Decoded Output


#### 3 to 8 Binary Decoders



Α	В	С	DO	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1
		,								

#### 3 to 8 Binary Decoders

$$D_0 = \overline{A}\overline{B}\overline{C}, \quad D_1 = \overline{A}\overline{B}C, \quad D_2 = \overline{A}B\overline{C},$$
  $D_3 = \overline{A}BC, \quad D_4 = A\overline{B}\overline{C}, \quad D_5 = A\overline{B}C,$   $D_6 = AB\overline{C}, \quad D_7 = ABC$ 








#### Multiplexer


- Multiplexer is a combinational logic circuit used to select only one input among several input based on selection lines
- Multiplexer can act as digital switch
- For a MUX there can be  $2^n$  input, n selection lines and only one output
- Multiplexers are also known as "Data n selector, parallel to serial convertor, many to one circuit, universal logic circuit"

Multiplexer



#### 2 x 1 MUX

 Consists of two inputs DO and D1, one select input S and one output Y



#### 2 x 1 MUX


• If the select line is low, then the output will be switched to D0 input, whereas if select line is high, then the output will be switched to D1 input.

$$Y = SD0 + SD1$$

#### **Truth Table**


S	D0	D1	Υ
0	0	Χ	0
0	1	Χ	1
1	Χ	0	0
1	Χ	1	1

#### 2 x 1 MUX Logic Circuit



#### 4 x 1 MUX


 Consists four data input lines as D0 to D3, two select lines as S0 and S1 and a single output line Y



#### 4 X 1 MUX

S0	<b>S1</b>	D0	D1	D2	D3	Υ
0	0	0	Χ	Χ	Χ	0
0	0	1	Χ	Χ	Χ	1
0	1	Χ	0	Χ	Χ	0
0	1	Χ	1	Χ	Χ	1
1	0	Χ	Χ	0	Χ	0
1	0	Χ	Χ	1	Χ	1
1	1	Χ	Χ	Χ	0	0
1	1	Χ	Χ	Χ	1	1

4 x 1 MUX Logic Circuit



#### 7.8 Multiplexer, Demultiplexer

Example


Implement  $\sum m(1,2,3,6,7)$  using multiplexer

N variable function  $2^n \rightarrow$  to satisfy the problem, set n = 3

Α	В	С	Output
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


### 7.8 Multiplexer, Demultiplexer

Α	В	С	Ouput	
0	0	0	0	L c
0	0	1	1 _	
0	1	0	1	
0	1	1	1	
1	0	0	0	]
1	0	1	0	<b>)</b> 0
1	1	0	1	
1	1	1	1	



#### 7.8 Multiplexer, Demultiplexer

There is only 4 possible output, therefore the result can also be represented as given








- Programmable Logic Devices (PLDs) are the integrated circuits
- They contain an array of AND gates & another array of OR gates.
- The process of entering the information into these devices is known as programming
- There are three kinds of PLDs:
  - Programmable Read Only Memory: has fixed AND array & Programmable OR array
  - Programmable Array Logic: has Programmable AND array & fixed OR array
  - Programmable Logic Array: has both Programmable AND array & Programmable OR array

#### Programmable Read Only Memory (PROM)


 PROM is a programmable logic device that has fixed AND array & Programmable OR array



- The inputs of AND are not programmable, so we generate  $2^n$  product terms by using  $2^n$  AND gates having n inputs each (can be implemented using nx  $2^n$  decoder)
- The outputs of PROM will be in the form of sum of min terms


#### Programmable Array Logic (PAL)

- PAL is a programmable logic device that has Programmable AND array & fixed OR array.
- In PAL, we can generate only the required product terms of Boolean function instead of generating all the min terms by using programmable AND gates



#### **Programmable Logic Array**

PLA is a programmable logic device that has both Programmable AND array
 & Programmable OR array → most flexible PLD



- The inputs of AND gates are programmable, we can generate only the required product terms by using these AND gates
- The inputs of OR gates are also programmable, therefore the outputs of PAL will be in the form of sum of products form


Example.

Implement the following Boolean functions using PROM

$$A(X,Y,Z) = \sum m(5,6,7)$$


$$B(X,Y,Z) = \sum m(3,5,6,7)$$

The given two functions are in sum of min terms form and each function is having three variables X, Y & Z → require a 3 to 8 decoder and 2 programmable OR




Example.

Find the output of  $S_1$  and  $S_4$ 



Solutions.

 $S_1 (B_2, B_1, B_0)$  has no min-terms  $S_4 (B_2, B_1, B_0) = \sum m (4,5,7)$ 



Example.

Implement the following Boolean functions using PLA

$$A = XY + XZ'$$


$$B = XY' + YZ + XZ'$$

Solutions,

The corresponding PLA

$$A = XY + XZ'$$


$$B = XY' + YZ + XZ'$$



Example.

**Implement** 

$$X = AB + AB'C' + BC'$$
 and



# References

M. Morris Mano, Digital Design, 5<sup>th</sup> ed, Prentice Hall, 2012, **Chapter 5** 



# **Next Topic: Sequential Circuit and Flip-Flop**