



Coverage Report

Group(22)

Name	ID	Sec
Ibrahim Mohamed Mohamed	2200769	ECE Sec 1
Youssef Mohamed Eissa	2200810	ECE Sec 1
Mohamed Essam Mohamed	2200835	ECE Sec 1
Miran mohamed	2200604	
Ehab tarek raafat	2201452	
Eman sherif sayed	2100721	
Nouran salah Ibrahim	2100532	

1)Functional coverage

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 4
End time: 01:27:42 on May 22,2026, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

2)Code coverage

a)apb_regfile

==== File: ./golden_rtl/apb_regfile.sv =====				
Statement Coverage:				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	----	-----	-----
Stmts	96	96	0	100.0

Branch Coverage:				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	----	-----	-----
Branches	55	55	0	100.0

Toggle Coverage:				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	----	-----	-----
Toggle Bins	1116	678	438	60.7

b)total code coverage

Total Coverage By File (code coverage only, filtered view): 91.8%

3)Assertion coverage

```
===== ASSERTION / DIRECTIVE COVERAGE =====
QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
Start time: 01:27:42 on May 22,2026
vcover report -assert -details build/merged.ucdb

ASSERTION RESULTS:
-----
Name                               File(Line)                Failure Pass
                               Count      Count
-----
/tb_top/u_wrap/u_dut/u_regfile/u_regfile_sva/a_apb_psel_2cycles
                               ./assertions/spi_sva.sv(47)    0    12
/tb_top/u_wrap/u_dut/u_regfile/u_regfile_sva/a_apb_penable
                               ./assertions/spi_sva.sv(57)    0    12
/tb_top/u_wrap/u_dut/u_regfile/u_regfile_sva/a_apb_stable
                               ./assertions/spi_sva.sv(66)    0    12
/tb_top/u_wrap/u_dut/u_regfile/u_regfile_sva/a_tx_ovf
                               ./assertions/spi_sva.sv(76)    0     2
/tb_top/u_wrap/u_dut/u_regfile/u_regfile_sva/a_rx_ovf
                               ./assertions/spi_sva.sv(85)    0     2
/tb_top/u_wrap/u_dut/u_regfile/u_regfile_sva/a_irq_comb
                               ./assertions/spi_sva.sv(96)    0    12
/tb_top/u_wrap/u_dut/u_regfile/u_regfile_sva/a_ss_n_logic
                               ./assertions/spi_sva.sv(106)   0    12
/tb_top/u_wrap/u_dut/u_core/u_core_sva/a_sclk_idle
                               ./assertions/spi_sva.sv(135)   0    12
/tb_top/u_wrap/u_dut/u_core/u_core_sva/a_mosi_stable
                               ./assertions/spi_sva.sv(143)   0    10
/tb_top/u_wrap/u_dut/u_core/u_core_sva/a_ss_stable
                               ./assertions/spi_sva.sv(151)   0    10
/tb_top/u_wrap/u_dut/u_core/u_core_sva/a_cfg_stable
                               ./assertions/spi_sva.sv(160)   0    10
/tb_top/u_wrap/u_dut/u_core/u_core_sva/a_clk_div
                               ./assertions/spi_sva.sv(177)  16    10
/tb_top/u_wrap/u_dut/u_core/u_core_sva/a_disable_behavior
                               ./assertions/spi_sva.sv(187)   0    12
End time: 01:27:42 on May 22,2026, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```