

About This Release

This document accompanies the production release of CoreVectorBlox v2.0 IP core. It describes the features and enhancements of CoreVectorBlox v2.0 IP core. It also contains the information on system requirements, supported families, implementations, known limitations and workarounds and resolved issues from the previous version.

Documentation

For more information about Microchip Intellectual Property, see www.microchip.com/en-us/products/fpgas-and-plds/ip-core-tools.

For updates and additional information about Microchip software, FPGAs, and hardware, see www.microchip.com/en-us/products/fpgas-and-plds/fpgas#Design%20Resources.

Release History

The following table lists the release history of CoreVectorBlox IP core.

Table 1. CoreVectorBlox Release History

Version	Date	Changes
2.0	November 2024	TFLite compatible Convolutional Neural Network (CNN) implementation
1.1	January 2021	FPGA resource usage reduction
1.0	November 2020	Performance improvements. Added <code>output_valid</code> interrupt signal.
0.9	June 2020	Initial release

Features

CoreVectorBlox is a highly configurable core and has the following features:

- Multiple preset configurations to trade-off performance for resource utilization.
- Overlay design allows multiple networks to run on the same core, even switch dynamically.
- Configurable width (64-bit to 256-bit) AXI4 memory master for data access.
- AXI4-Lite slave for control and status.
- Memory-based; reads inputs from and writes outputs to memory-mapped master.
- Internal vector processor, which can process general neural-network layers.
- Convolutional Neural Network (CNN) accelerator for convolutional layers.

Delivery Types

CoreVectorBlox is licensed as encrypted Register Transfer Level (RTL). Encrypted RTL source code is provided for the core.

Supported Families

This section lists the families supporting CoreVectorBlox v2.0 IP core:

- PolarFire[®]
- PolarFire SoC

Supported Tool Flows

Libero[®] System-on-Chip (SoC) v2024.02 or later must be used with this CoreVectorBlox release.

Installation Instructions

The CoreVectorblox CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the Add Core catalog feature. Once the CPZ file is installed in Libero, the core is configured, generated and instantiated within SmartDesign for inclusion in the Libero project.

For further instructions on core instantiation, licensing and general use, see *Libero online help and VectorBlox GitHub documentation*.

Table of Contents

About This Release.....	1
Documentation.....	1
Release History.....	1
Features.....	1
Delivery Types.....	1
Supported Families.....	2
Supported Tool Flows.....	2
Installation Instructions.....	2
1. What is New?.....	4
1.1. New Features and Devices.....	4
1.2. Known Issues and Workarounds.....	4
1.3. Discontinued Features and Devices.....	4
2. Revision History.....	5
Microchip Information.....	6
Trademarks.....	6
Legal Notice.....	6
Microchip Devices Code Protection Feature.....	6

1. What is New?

1.1 New Features and Devices

The following are the new features of v2.0 release:

- Fully TFLite compatible CNN implementation
- Decoupled/parallel Matrix Processor (MXP) and CNN operation with synchronization handshaking for data hand-off

1.2 Known Issues and Workarounds

There are no known issues or workarounds. For latest information, see the SDK documentation.

1.3 Discontinued Features and Devices

The following are the discontinued features in the v2.0 release:

- Internal microprocessor is removed
- Firmware register and firmware file requirement is removed

2. Revision History

Revision	Date	Description
B	11/2024	The following is the list of changes in revision B: <ul style="list-style-type: none">• Updated document version from v1.1 to v2.0• Updated links in Documentation• Updated New Features and Devices• Updated Known Issues and Workarounds• Updated Discontinued Features and Devices
A	01/2021	The following is the list of changes in revision A: <ul style="list-style-type: none">• The document was updated to Microchip template and document number was changed from 51300238 to DS50003113A• The version number of CoreVectorblox is increased to v1.1
2.0	11/2020	The following is the list of changes in revision 2.0: <ul style="list-style-type: none">• The version number was updated from v0.9 to v1.0• Table 1 was updated
1.0	06/2020	Revision 1.0 is the first publication of this document

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-0076-0

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.