

# gm/ID-Based Design Calculations for a Two-Stage Miller-Compensated OTA

Shashank Kulkarni

December 2025

## Design Objective

This document presents a logically ordered gm/ID-based hand-calculation flow for a two-stage Miller-compensated Operational Transconductance Amplifier (OTA). The objective is to derive bias currents and transistor dimensions starting from the unity-gain bandwidth requirement.

## Given Specifications

- Unity Gain Bandwidth:

$$\text{UGB} = 340 \text{ MHz}$$

- Miller Compensation Capacitor:

$$C_c = 0.1 \text{ pF} = 1 \times 10^{-13} \text{ F}$$

## Unity Gain Bandwidth Relation

For a Miller-compensated two-stage OTA, the unity-gain bandwidth is given by:

$$\text{UGB} = \frac{g_{m1}}{2\pi C_c} \quad (1)$$

Solving for the first-stage transconductance:

$$g_{m1} = 2\pi \cdot \text{UGB} \cdot C_c \quad (2)$$

Substituting numerical values:

$$g_{m1} = 2\pi \cdot (340 \times 10^6) \cdot (1 \times 10^{-13}) \quad (3)$$

$$g_{m1} = 0.214 \text{ mS} \quad (4)$$

## Input Differential Pair Transconductance

The input stage consists of a symmetric NMOS differential pair. Hence, the total transconductance is shared equally between the two devices:

$$g_{m,\text{per device}} = \frac{g_m}{2} \quad (5)$$

$$g_{m,\text{per device}} = 0.107 \text{ mS} \quad (6)$$

## gm/ID Operating Point Selection

From the NMOS lookup table for  $L = 0.5 \mu\text{m}$ , the following operating regions are observed:

Region	$g_m/I_D (\text{V}^{-1})$
Weak Inversion	22–25
Moderate Inversion (Chosen)	18–20
Strong Inversion	8–12

For this design, moderate inversion is selected:

$$\frac{g_m}{I_D} = 20 \text{ V}^{-1} \quad (7)$$

## Drain Current Calculation

Using the gm/ID relationship:

$$I_D = \frac{g_m}{g_m/I_D} \quad (8)$$

Substituting numerical values:

$$I_D = \frac{0.107 \times 10^{-3}}{20} \quad (9)$$

$$I_D = 5.35 \mu\text{A} \quad (\text{per transistor}) \quad (10)$$

The tail current of the differential pair is therefore:

$$I_{\text{tail}} = 10.7 \mu\text{A} \quad (11)$$

## Transistor Width Estimation

From the NMOS lookup table at  $g_m/I_D \approx 20 \text{ V}^{-1}$ :

$$\frac{I_D}{W} \approx 5 \mu\text{A} \mu\text{m}^{-1} \quad (12)$$

Hence, the required transistor width is:

$$W = \frac{I_D}{I_{D/W}} = \frac{5.35}{5} \quad (13)$$

$$W \approx 1.07 \mu\text{m} \quad (14)$$

## Second-Stage Transconductance Requirement

To ensure adequate phase margin and push the non-dominant pole to higher frequencies, a standard stability guideline is:

$$g_{m2} \geq 3 \cdot g_{m1} \quad (15)$$

$$g_{m2} \approx 0.64 \text{ mS} \quad (16)$$

## Practical Design Note

The above calculations provide a first-order gm/ID-based sizing. Final transistor widths were adjusted in `xschem` using AC simulations to account for parasitic capacitances, Miller loading, and short-channel effects, ensuring adequate phase margin and closed-loop stability.

## Summary of Transistor Operating Points and Dimensions

Table 1: Summary of OTA Transistor Sizing Using gm/ID Method

Device	Role	$g_m/I_D$ (V <sup>-1</sup> )	$I_D$ ( $\mu\text{A}$ )	$W$ ( $\mu\text{m}$ )
M1, M2	Input differential pair	20	$\sim 5.3$	$\sim 1.1$
M4, M5	Active PMOS load	18	$\sim 5$	$\sim 1.0$
M6	Second-stage gain device	15–18	$\sim 10$	$\sim 10\text{--}12$
M3, M9	Tail and bias current devices	10	$\sim 10$	$\sim 1.0$
M7	Bias device (mirror / startup)	8–10	$\sim 10$	$\sim 6.0$