of n input lines to a maximum of 2n unique output lines. If any n-bit decoded information has unused or dent come condition combination the decoder will have less than 2n outputs.


Here we are prosenting noto m line decoder where m=2n. Purpose of this decoder is to generate 2n or less minterns of n input yourables. Here the three inputs are converted into 8 outputs that is the reason this decoder is also known as 3 to 8 line decoder. Hence any 3 to 8 line decoder trices 3 inputs and denerates & output lines. The input output relationship can be early described by the folirwind touth table

	In	buts	1 -			0	utp	uto		
Z.	14	12	0.,	Di	02	03	Du	05	De	Da
0	C	0	11	0	3	0	0	٥	0	0
0	0	10	0	1	0	0	0-	ð.	Ġ	D
0	1,	.0	0	0	1	.ú.,	0.	٥	0	0
0	i,	1	0	0	0.	1	0	ъ.	0	0
1	0	0	0.	0	Ic-	0	1.7	0.	0	0
1	0	1	0	0	0	0	0	1.	0	8
1	1	٥	0	0	D	0	0	0.	1	0
ı	Ü	1	0	D	C	0	o	0	0	1


fig: - truth table for EXE live decoder.

Here the output is equal to I at any time and the value of transports the minterm capitalend of transport number presently available input lines.


The closical diagram can be carrily drawn by observing the minterms as follows.




As 2 X4 line decoder how two lines as inputs and 4 output lines. which can be shown in the fifure given below




The logic dragreum can be drewn as



If the mable input is a all the output of the circuit until be or when the enable input is I the circuit operates as a decoder. The block diagram of 2x4 decoder with enable input is as follows



Uning 2x4 decoder we com generale 8x8 decoder as follows



Here when C=0, the top decoder is enabled and other is disabled. The bottom dreader output are all ois and the top decodes provides outprobes from Do to D3 (000 to 011) when C:=1, the enable emdition are reversed, the output of the top decoder are all ois and the bottom decoder provider outputs from Dy to Pg (100 to 111)

which are some with the contract of the state of

as the stands of a company of the

the the transfer of the transfer of

An encoder is a combinedional logic circuit that performs an operation reverse to that of a decoder. Means encoder has 2n or less inputs lines and generates n output lines. The output lines generates the binary codes for the 2n input veriables. Example can be given as the octal to binary encoder that courists of eight inputs, one for each of the eight digits and three outputs that generates the corresponding binary number. This encoder is constructed by uning three or gates that can be carrily determined by observing the truth table.

		Inp	uts.		4 .			outp	uts	
Do	Di	D2	D3	Dy	P5	* D6	Da	∞	4	2
r	0	Ó	٥	0.	ō	0	0	-01	0	0
0	1	0	0	0.	0	.0	0	0	0	1
0	0		0	0	O V	0	٥	0		0-
.0	0	0	_1	0	D	٥	D	0	(marine	1
0	o	0	O	(∌ 0 .⊥ :	00	٥٠	3/11	Ö	0
D	0	0	0	D.		0 .	۵.	.)	0	,
O.	.0	0	0	0	0	_ [0		ì	Ö
0	O	D	o,	0	0	, O.	J	131	1.	1

It octal to binary

By observing the truth table we can say that the closer order asput 2 is 1 in the case of odd input octal digit. Similarly output y is 1 in the case of 2,3,647 and the output of is 1 in the case of 4,5,647 and hence the circuit can be drawn as given below—




fig: The classic circuit for octal to binary Encoder

use com also drows the diagram for decimal to BCD encoder. That consists of 10 input lines Do to Dg and 4 outful lines rosses, y & Z. And are given by their relations

A = D5+ D2+D8+D3 A = Dx + D2+D8+D3

2 = D1 + D3 + D5 + P+ + D9

The enoder in this case consists of 4 or gates.




multiplexers are the combinational circuit that accept input from 2^m lines and give the output in a single output line. The selection of particular input line is controlled by a set of selection lines. Concernally there are 2^m input lines and n selection lines whose bit combination determine which input is selected.

Consider the following! 4 to 1 line multiplexer-

This multiplexes connists of four input lines Io to I3 is applied to one input of AND gote selection lines S. & So are decorded to select a particular AND gote Consider the Case when S.So = 10, the AND gote associated with input Iz has two of its inputs equal to I and the third input connected to Iz. The other three AND gotes have at least one input equal to 0 which medices their output equal to 0. The output of OR gote is now equal to the value of Iz, thus providing a path from the selected input to the output.


The multiplexes selects one of many inputs and control the binary information to the output ine and hence multiplexes is also known as the data selector.

The block diagram and functional table are



SI.	80	Y
0	0	To
0		I.
1	0	IZ
1	1 1	13

Functional table




fisi- hopic circuit for 4x1 multiplexes

The output y can be expressed by the function as

Y = Iosi'so' + I, silso + I2S, si + I3S, so.




demultiple in it the combinational circuit that accepts a single input and distributes it over several ordents. Means it works just reverse of the multiplexer. A decorder with an enable input can function as a domaltiplexer. If the enable line is taken as a desta input line any input these are taken as the select lines. Consider the following circuit



Hore I in taken as the imput lines and S. \$50 are taken as the select lines.

consider the following thut teable

gelect	Lines	1	ore	thut I	lnes
9.	So.	Do	Di	Ďz	03
10	0	.1.	0	o	0
0	7-1	0	1	D	Ö.
2	0	0	0	(c, g	D
1	. 1	'υ,	0	o	.1



fif: Lofie diagram for demultiplexèr.

BCD Adder: (Less imp)

A BCD adder is a circuit which is used for adding two BCD digits in parallel and generating the sum digit in BCD. This circuit include the correction logic in its interned construction which is as given below. BCD consists of equivalent 4 bit binary number. gince each input digit does not exceed 9. And hence the output Sum cent be greater than 9+9+1=19 9+9 is fer the digits and I for the carry. The binary adder produce the sum in binary and produce the result which may range from 0 to 19. These binery numbers can be listed in the table given below and which are clabeled by K, 28, 24, 72, 721 where K is the corry and the Subscripted values expresent the weight 8 4 2 1 which can be assigned to the four bits in BCD codes. The first column Wist the binary sum and the second column list the BCD form Sum of decimal numbers. In the table if the sum is equal to 1001 or class them 1001 both binary sum and the BCD Sums one equal there is no difficulty for the conversion. Means there is no need of conversion If the Sum is freater than 1001 we get the invalid BCD representation. During such cause we perform the ordition of binary 0110 to the binary sum that convert the correct BCD representation. Also this produce an output carry as required.

The logic circuit their detects the required correction .

	Bin	ery S	un					Bo	D SI	un	N 10 10	Decime
K	28	24	72	Zi		(4)	Ċ	SB	Su	52	12	,
0	0	0	0	C)			0	0	0	0	0	0
0	0	0	0	1			0	8	0	P	1	1
0	0	0	1	0			Ø	0	0	1	0	2
	-	-	+			-	0	0	0	1	1	3
0	0	0	-	<u>'</u>		74	-0	0	1	0	0	4
0	0	1	0	0		-	0	0	1	0	1	2
0	0	1	0	1		-	9	0	1	ı	D	6
0	0)	1	0			0	-		1	1	71
. 0	0	11	1	1.				0	-01	0	D	8
٥	j 1-	0	0	10			9	1	0	10	T	9
0	1	0	2	1		11.5	Ð	<u>'</u>		0	0)0
0	. 1	0		0			<u> </u>	0	0	-	1	11
0	1 1	Ь	1	1		4)		0	0	0		1 12
0		1	0	0		V	L_	0	0	!)	13
, 0	1.1	1	Ţ.	1		-	L	0	<u></u> 0	1-1-		14
0	1	1	1	0	took F			0		0	0	
0	1 1	· 201	S 1.	1	а = "			0		0	1	15
1	0	0	U	0		1		0	ı	1	0	16
1	0	0	Ö	1	100		1	0	1.	1.	1	19
1	0	0	ŧ	0	4	1	1	1	0	0	0	18
1 1	0	0	1	1.1			1	1	Ö	0	1	19

The correction is needed when the binery sum has an output corny K=1. The other six combination from 1010 to 1111 that need the correction have \pm in the position Z_8 To distinguish them from binery 1000 and 1001 which also have \pm in Z_8 borition we specify further that by either Z_4 or Z_2 must have \pm . The final condition for a correction is given by bodeon function

C= K+ 2824 + 2822

when C=1, it is necessary to add onto to the binary sum and give the output carry for the next stage.

The logic circuit of BCD added for such operation 4 given as follow-Addend Augend HIL Utit bineay adda. 28 24 22 71 carry 4-bit binary adder S8 S4 S2 S1

fig: Block diagram for BCD adder

The magnitude comparator is a combinedical circuit that is used for comparing two numbers and find their magnitudes. The outcomes of the comparision is specified by the three binary variables that indicate whether A>B; A=B or ALB.

1.V.2

An algorithm helps us to find the magnitude of the numbers. Consider two numbers A & B with four digits each. And representing the coefficients of numbers with descending significance as follows.

A = A3A2 A1A0 B = B3B2B1B0

Here each subscripted digit represents one of the diffty in the number. The two numbers are equal if all pain of organificant ligits are equal in A3=83, Az=8, A2=8, A1=8, A0=80. Also when the numbers are binary the digits are either I or o and the equality orelation of each pair of bits and be expressed logically

x:= A:B: + A:B: 1=0,1,2,3

where x=1 only if the pair of bits in position i are equal is if both are 1's or both are 0's.

Hence for the equality condition to exists all x:

Variables must be equal to I. The binary variable

A=8 is equal to I only if all pairs of digits of

the two numbers are equal

 $(A=B) = x_3 x_2 x_1 x_0$

For finding whether A is greater than or less than B use inspect the unaquitude of paints of significant

diffits starting from ten most significant position. If two digits are equal, we compare ten next hower significant pair of digits. This companision continues until a pair of unequal digits is heached. If corresponding digit of A is I and that of B is D we conclude that A>B. If the corresponding digit of A is 0 and that of B is I we have digit of A is 0 and that of B is I we have ALB. The Sequential comparision can be expressed degically by the following boolean function.

$$(A > B) = A_3 B_3 + \alpha_3 A_2 B_2' + \alpha_3 \alpha_2 A_1 B_1 + \alpha_3 \alpha_2 \alpha_1 A_0' B_0$$

$$(A > B) = A_3 B_3 + \alpha_3 A_2 B_2' + \alpha_3 \alpha_2 A_1' B_1 + \alpha_3 \alpha_2 \alpha_1 A_0' B_0$$


The logical circuit of the single bit many nitude temperatur can be iroun as

$$\begin{array}{c|c}
A & \hline
 & Comparato \\
B & \hline
 & F_2 & (A > B) \\
\hline
 & F_3 & (A < B)
\end{array}$$

The truth table for this comparator

Inpu	to	out	puts	
A	9	A=B	A>B F2	ALB F3
0	0	W I b	0	0
0	1 1	0	10	Jim
. (0	1 0	1	0
1.1	U	12.1	0	0

The degrical circuit for the 4-bit magnitude compension is as follows-16




Rom is considered as the permenent memory which is used for Storing the binary information. Crendally the information Stored by the Rom is about the information of the menufacturing company and the BIOS. This information must be specified by the designer of Rom and embedded in the unit to form the required interconnection battern. Rom comes with Special electronic fuses that com be programmed for specific configuration. once the structure is established it stays within the unit Even when the power is turned off and on again. This is the nearon Rom is permanent memory. The Rom is a device which consists of decoder and the OR gates within a single Ic package. The connection between the outputs of the decoder and the inputs of the OR gates can be specified for each particular configuration. Rom is used to Implement complex combinational circuity within one Ic package or as bermement storage for binary information. The block diagram for Rom Cen be given as

n imputs 2mxm moutputs
Rim moutputs

figi- block diagram of Rom

It consists of n input lines and m output lines each bit combination of the input variables is called an address.

194/18



figi- logic diagram of 32X4 Rom

Here the five inputs are decoded into 32 lines. Each output of the decoder represents one of the minterns of a function of five variables. Each one of the 32 addresses selects one and only me output from the decoder. The 32 outputs of the decoder are connected through fuses to each or gates. Here only four fuses are Shown in the figure.

Combinational logic implementation:

From the diagram of Rom it is clear that each output provides the sum of all minterns of the m input variables. Any boolean function can be expressed in Sum of minterns form. Each output of P.M. can be made to represent the boolean function.

How having of the fixes is reffered to as programing to


The blowing of the fixes is reffered to as possessing the Rose

given by the program table.

Here are two inputs & two outputs and the boolean function in $F_1(A_1, A_0) = Z(1, 2, 3)$. $F_2(A_1, A_0) = \sum_{i=1}^{n} (O_i, 2)$

The clogical diagrem for this Rom is

holy po holding will the



This example demonastrate the general procedure for this example any combinational circuit with a Rom. Implementing any combinational circuit with a Rom. Implementing any combinational or industry and outputs in the combinational circuit, we first determine the programming truth table of the Then we must obtain the programming truth table of the Rom. The ois or 115 in the output functions of Rom. The ois or 115 in the output those fares that truth table directly specify those fares that the bount to provide the required combinational must be blown to provide the required combinational must be blown to provide the required combinational must be blown of minterns form.

The content of the ROM is fabricated by the ROM. designer at the time of manufacturing. Also depending upon the procedure of Storing dela and the technique of craning that infomation the Roms are clarified but different categories.

PROM The programable read only memory (PROM) contists of the technique by which was allow to program the chip in his own laboratory to achieve the derived relationship between input addresses and stored words. Prom programmas are commercially to facilate this procedure. Means there types of Prom chips are programmed once.

EPROM: In case of PROM the programmed chip has the fixed pattern which is permanent and court be crossed or altered. Once is bit rathern has been established the unit must be disconded if the bit pattern is to be changed. A next type of Rom is available to called crossable PROM. Or EPROM. When an EPROM is placed under a special ultraviolet light for fiven period of time the Shat wave radiation discharges the internal fates that serve as contact. Also some Prom an be crased with electrical signals instead of ultraviolet discht to return Rom to its initial State and can be reprogrammed.


EEPROM/EAPROM There are the Prom which ever used again by evening I abtering the content present on the chip by the help of electric method. The content of the from this is crared by the electric signal instead of ultraniolet signals.

0



Progremmable dogic array (PLA) is a LSI component their can be used in economically as an alternative to Rom chip where the number of denit coine conditions 4 excessive. Meens when Rom consists of more don't Care Conditions, then the denit care condition becomes an address input that will never occur. The word at the don't care address need not be programmed and may left in their original state (all ois or all 115). The result is that not all the bit patterns available in the Rom are used which may be considered as waste of available equipment.


The block deagram of PLA is given as follow-



The diagram shows that PLA connits of n inputs m outputs, K product terms & m Sum terms. The product term commists of a group of K AND getes and the sum term constitute a growth of m or getes. Lines are inserted between the n inputs and their complement Values to each of the AND gates. Also the links are provided between the outputs of the AND gates and inputs of the or godes,

The PLA program truth table and the boolean function implementation is given as.

Al	0	10	Fi	F2	_
0	0	0	O	00	
0	Ø	1	0	0	
	1	0	0	0	
0	L	1	0	1	1
1	0	0	1	0	
1	0	10	11	4	
1	11	0	0	0	
, I.	1	1	1.	1.	
	1	ţ		•	•



Fz= AC+ BC




fig: - PLA with 3 inputs, 2 outputs.

9n PLA programing we specify paths in its
AND -OR-NOT pattern Typical PLA program county
of three Columns in the table as given below-

15 column - list the product terms and " - Just the required path beth inputs and AND gotes 3rd " - Just the required path beth AND gates and or gates

ABI I O - II	F2
40 1 0	-
	1
8c 3 = 111 -	TTIC

Here fix each product term, the inputs are marked with 1,0,00 If variable in the product term is in its true form the input variable is marked with I If variable in the product term is in its complement form the input variable is marked with o If variable in the product term is absent input variable is marked with

Difference beth ROM & PLA

& It Senerates all the mintermy as an output of decoder

of It was decoder

& Size of Rom in specified by no. of infacts (n) & no. of outputs (m).

A No of mogramed links = 2 1 x m

PLA

XIt does not broude full decoding of the veriables to Decoder is replaced by

group of AND Gates

20 Size of PLA is specified by no of inputs (n) no. of product terms (s) number of outputs (m) & number of sum terms

20 No. of programed lines = 2n xk + Kin

Finally a T (true) output indicates that the link across the output inverter semains the link across the output inverter semains in the place and c C complement) specifies that in the place and c C complement. The corresponding link be broken.