Central Processing Unit

1) Introduction:

@ Major Components of CPU:




fig. Major Components of CPU Central Processing Unit ("CPU) is the brain of computer the performs data processing operations. Intermediate data 18 The microoperations required for executing the instructions are performed by the arithmetic logic unit whereas the control unit takes care of transfer of information among the registers and guides the ALU.

@ CPU Organizations:-1) Accumulator based organization. med Stack organization.

Accumulator based organization: (Less imp). Accumulator based organization is when we depends on number of registers. Register are fastest and costliest memory units. The more number of registers the more will be the cost. In CPU organization, the first ALU operand is always stored into the accumulator and the second operand us present either in Registers or in the memory.

Accumulator is the default address thus after data manipulation the results are stored into the accumulator. The format of instruction is;

Instruction = Opcode + Address.

Operate maicales the type of operation to be performed.

Mainly two types of operations are performed in single

accommunitator based organization; Data transfer operation
and ALD operation. In Data transfer operation, the data

is transferred from a source to a destination for e.g. LOADX.

In ALU arithmetic operations are performed on data for e.g. MULT X.




Fig. Accumulator based CPU organization.

Advantage

1) One of the operand is always held by the accumulator register.

This results in short instructions and less memory space.

Instruction cycle takes less time because it saves it time

In instruction fetching from memory.

Disdavantage

When complex expressions are computed memory size increases.

17 Increase in number of instructions increases execution time.

Greneral Register Organization:

Greneral Register Organization 18 done, when we are taking concern on speed of CPV rather than cost. In accumulator based organization we used for 1 address instruction but in general register organization we use for 2 address or 3 address instruction, since multiple registers are used in this type of organization.

Clock

R1

R2

R3

R4

R5

R6

	Chock		2		Input
	R1 R2			A.1	
٠	R3 R4				
	R5			F. E. 14	
	R6 R7				The Walter of the State of the
	Load (7 Ifnes)	- Here	***		1 1 1
		SETY > W	UX	~	1UX = }SELB
	Decorder	(Scheck A).	1,110		select 8
,	SELD	et decordor	A bus		B bus select 8
		(-)			
	Operation selects!			ALU	
	fo Para	ster set will	—	Output	

fig. Register set with common ALU

00	SELA SE	IS SELD O	PR
Binary code	SELA	SELB	SELD
010	Input	Input	None D.
100	82	63 R3	R2
101	R4	1 0 1	R4 R5
111	R6 R7	Stalks t	R6 R7

of register selection field.

ĺ	OPR			
	Select	Operation	Symbol.	1
}	~ 00000°	. Transfer A	TSFA	
)	00001	Increment A	INCA	
	0.00010	Add A+B.	ADD	
	0 0101	Subbract A-B	SUB	
	00110	Decrement A	DECA	l
•	01100	AND A and B	AND	l
	01110 .	XOR A and B	XOR	l
	10000	Complement A	COMA	
	11000	Shift right A Shift left A	SHRA	
		STUTE REFE A	SHLA.	

Table: Encoding of ALV operations

Example: Write control to execute Rick R2+R3. Solution,

Criven, R1 - R2+R2

Since, R2+R2 means operation show we look select value for addition in above operation table.

So, R2+R3 denotes 00010 in operation field.

We have control word as follows:

SELB SELD

R2+R3 00010 (from oper OPR table) from encoding table

Hence control to execute is as follows:-

010	011	001	00010
	-		

18th Stack Organization:-

-> A stack is a storage device that stores information in such the manner that the item stored lased is the first item retrived. (ines LIFO lest).


-> The register that holds the address for the stack 18 called stack pointer (SP), because its value always points at the top item in the stack.

Two operations are performed during stack organization

@ Push operation/ensertion B Pop operation/deletion.

Tt 98 9 mplemented erther by register stack or by memory stack.

@ Register stack:



Stg. Block dlagram of a GA-word stack

The stack pointer (SP) contains a browny number whose value is equal, to the address of word that is currently on top of the stack. The three items; A, B and C are placed in the stack in that order. Hen 3 48 now on top of the stack so that content of SP +8 now 3. To remove the top stem we take Pop operation and decrement content of SP. Now stem B &s on top of stack and holds address 2. Similarly to Now the top 1 tem 18 C and holds address 3.

In 64-word stack, the stack pointer contains 6 bits because $2^6 = 64$. Since SP has only six bits, it cannot exceed a number greater than 63 (111111 in binary). When 63 is incremented by 1 the result is 0 since 111111 +1 = 10000000 in binary but SP can store only six bits (10, becomes 000000). Similarly, when 200000 18 decremented by 1 the result 93 111111. One bit register FULL 18 set to 1 when stack is full and EMTY set to 1 when stack is empty. DR is data register that holds binary data to be read/write out of stack.

PUSH operation: If the stack is not full (i.e. FULL=0), a new item 18 Inserted with a push operation. The push operation consists of following sequence of microoperations: SP+SP+1 Increment stackpointer. M [SP] + DR WRITE ITEM ON TOP OF THE STACK. IF (SP=0) then (FULL-1) Check is stack is full EMTY-0 Mark the stack not empty. If the stack 48 not empty (i.e. if EMTY=0), a new 18em 18 deleted from stack. The pop operation consists of the following sequence of microoperations: DR - M[SP] Read item on top of stack. SP (SP=0) then (FMTX-1) Check of stack is empty. Mark the stack not full. (6) Memory Star

		Program (instructions)	1000	
PC		Data (Operands)		
AR		= Stack	3000	1
SP			3997	
			3998 3999 4000	stack grows
	2013	77. 5	4001	derection.

fig. Computer memory stack

The program counter (PC) points to the address of next instruction in the program. The address register (AR) points to an array of data which is used during the execute phase to read an operand. The stack pointer (SP) points at the top of the stack which is used to push or pop stems into or from the stack.

PUSH operation:

A new item is inserted with the push operation as follows: SP4SP-1 Stack pointer is decremented.

M[SP] + DR A memory write operation inserts the word from DR into the top of the stack.

POP operation:

A new stem is deleted with a pop operation as follows; DR + M[SP] The top item is read from stack
white DR. The stack pointer is then incremented.

2>CPU Instructions:-

@. Instruction formats:- The bits of the instructions are divided into groups called fields. The most common fields found in the

0) Opcode field. 6> Address freld c> Mode field.

formats, instructions are categorised as;

as One address instruction [ADD, SUB, DIV, MUL) LOAD, STORE] eig:-ADD x = AC+AC+M[X];

-6) Two address Instruction [ADD, SUB, DIV, MUL, MOV] eg: ADD Ra, R2, R1 - R1+R2;

c) Three address anstruction [ADD, SUB, DIV, MULT ey:- ADD R1, R2, R3, R1 + R2+ R3;

dy Zero address instruction [PUSH, POP, ADD, SUB, MUL, DIV]
eigl-ADD.B, ACHACHM[B];

Evaluate the following arithmetic expression using zero, one, two and three address instruction. @ y = (A+B) * (C-D) But Not in. 6 H= (A+B)*(C-D) @H = A[(B+C)/(C-D)] + AB It is m'exercise question asolution: Using zero address instruction PUSH A; TOS-A PUSH B; TOS -B ADD; TOSKA+B PUSH C; TOS + C PUSH D; TOS -O TOS+C-D MUh; $TOS \leftarrow (A+B) + (C-D)$ POPy; y - TOS Using One address instruction LOAD A; AC - MEAT ADD B; AC-AC+M[B] STORET; M[T] LAC LOADC; ACK-M[C] SUBD; AC +AC-M[D] MULT, AC +AC *M[] STOREY; MEYJ - AC Using two address instruction MOV RISA; RI - M[A] ADD R1, B; R1 + R1 + M[B] MOV R2,C; R2 ~ M[c] SUB RZ, D; RZ TR2 - M[D]
MUL RA, RZ; RX * RZ

Scanned with CamScanner

micro-syllabus

in model and post

Using Three address enstruction

ADD RIJA, B; RI K-M[B] SUB R2, C, D; R2 +M[c]+M[D] MUL y, R1, R2; y-R1 *R2.

Similarly we can solve for b, c,d.

Addressing modes: The way in which the operant of an instruction is specified are called addressing modes. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually executed.

> To use the bits in the address field of the instruction

Types of addressing modes:

@ Implied mode:

Address of the operands are specified implicitly, in the definition of the instruction.

No need to specify address in the instruction.

Experses > EA = AC, or EA = Stack [SP]

(B). Immediate mode:

-> Operand is specified in the instruction itself.

> No need to specify address in the instruction. .

> However operand itself needs to be specified.

> Fast to acquire an operand.

(C) Register mode!--> Operands are within registers the reside within the CPU.

-> Shorter address than the memory address

-> Saving address field in the instruction.

-> Faster to acquire an operand than the memory addressing.
-> EAA=IR(R) (IR(R) denotes register field of IR).

DRegister indirect mode: Instruction specifies a register which contains the memory address of the operand. → Slower to acquire an operand than both the register addressing or memory addressing.

→ EA = [IR(R)]: ([X]: Content of X). O. Auto-increment or Auto-decrement mode: -> It is same as the Register Indirect, but: When the address In the register is used to access memory, the value in the register is incremented or decremented by 1 (after or before the execution of the instruction). (P). Direct address mode: Instruction specifies the memory address which can be used directly to the physical memory.

Taster than the other memory addressing modes. 8. Indirect addressing mode: The address field of an instruction specifies the address of a memory location that contains address of the operand, -> Storo to acquire an operand because of an additional (h). Relative addressing mode: The address fields of an instruction specifies the part of the address which can be used along with designated register to calculate address of the operand.

Address field of instruction is short, (P). Indexed addressing modes EA = XR+IR where, XR, Index Register (address).

IR: Instruction Register (address). P. Base register addressing mode:

EA = BAR+IR where, BAR: Rase address register

IR: Instruction Register (address)

Scanned with Carnscanner

Addressing Modes-Examples [Numerical Example for addressing modes]:

	Address	Memory
PC = 200	200	Load to AC Mode
	201	Address=500
R1 = 400	202	Next Instruction
XR=100		
	399	450
AC.	400	7-00
	500	800
	600	900
	600 702	325
· · · · · · · · · · · · · · · · · · ·	800	300

fig. Numerical escample for addressing modes

Mode Address	Addressing Effective Content of	AC
Immediate operard	500 AC (500) 800	- 1
Tradicale operand	— AC+500 500	
Indirect address	800 AC+(500)) 300	į .
Relative address	702 AC (PC+500) 325	
Indexed address Register	600 AC & (XR+500) 900	
Register indirect	- AC.+ Ry	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	400 ACK-(R1) 700	
Auto increment.	400 AC +(R1)+ 700	
Auto decrement	399 AC+(R) 450	

Types of mstructions on the basis of types of operations: Data transfer instructions: Data transfer instructions move data from one place in the computer to another without changing the data content the most common transfers are between memory and processor registers, between processor registers and input or output and between the processor register themselves.

Name		Mriemonic.
hoad	100	LD
Store	TO STATE OF	ST
Move:		MOV
Exchange		XCH
Input		IN
Output		OUT
Push		PUSH
Pop		POP

12 Data Maripulation Instructions: Data maripulation instructions capibilities for the computers. There are three basic types:

6 Logical instructions & bot mainipulation instructions.

	Sially distribute		
Arethmetic I	nstructions	Logical and Bet mar	apulation instructions:
Name	Mnemonec	Name	Mnemont.
Increment. Decrement Add Subtract Multiply Divide Add with Carry	INC DEC ADD SUB MUL DIV ADDC	Chear Complement AND OR Exclusive-OR Clear carry Set carry	CLR COM AND OR XOR CLRC SETC
Subtract with Borror Vegate (215 compleme		Complement carry Enable interrupt	COMC

Scanned with CamScanner

Sheff Instructions

Name	Mnemonic
hogical shift right	SHR
hogical shift left	SHL
Arothmetic shift right	SHRA
Arithmetic shift left	SHLA
Rotate right Rotate left	ROR
	ROL
2 1 1 1 1 1 Carry	RORC
Rotate right through carry Rotate left through carry	ROLC.

111) Program Control Instructions:

	•							1 1	
_	Unconditional	Branching	Instru	ctions	Condition	onal k	branching Inst	nictions	
	Name		Mnemon		Mmemon	nîc	Branch condition	tested con	ditio
	Branch		BR		BZ		ranch of zero	Z=1	Marie Marie
	Jump		JMP		BNZ	Bro	unch if not zero	Z=0	
	Skip		SKP	9 8	BC	Bro	anch of carry	C=1	
			CALL	Th	BNC	Bran	ich if no carry	C=0	
	Rehven	-2 11 7	RTIN				4		
	Test.		TST						2
			, 0,	- 1			145*1	1	

@ Subroutine Call and Return:

unit 4. We have discussed about description of subnoutine already an

Subsortine Call: A call subsortine instruction consists of an operation code along with an address that specify the beginning address of a subsortine. This instruction is executed by performing two operations.

The address of next instruction (pc) is stored in memory stack.

The PC (Program Counter) is located with the starting address of the subroutine.

List of microoperations performed during submittine call are 28

SPK-SP-1 M[SP] < PC PC FA (starting address of submoutine)

Subroutine Return: The last instruction from subroutine Causes a return to the address stored in stack. Save the return address to get the address of the location on the calling program. Locations for storing Return address are as; Treat location in the subroutine (Memory).

The a Register.

-> In a memory stack etc.

List of microoperations performed during subroutine Return

PC - M[SP]

Program Interrupt:

Control from a currently running program to another service program as a result of an external or internal after the service program gets executed.

There are three major types of interrupts that cause a break in the normal execution of a program. They can be classified as;

@ External interrupts -> External interrupts come from I/O devices, from a timing device, from a circuit monitoring the power supply, or from any other external source. Examples that cause external interrupts are I/O device requesting transfer of data, I/O device finished transfer of data, power failure etc.
Timeout interrupt may result from a program that is
an endless loop and thus exceeded its time allocation.
External interrupts are asynchronous. External interrupts depend on external conditions that are independent of program being executed at the time.

- B. Internal interrupts: → Internal interrupts arise from illegal or incorrect, use of instruction or data. Internal interrupts are also called traps. Excumples of internal interrupts are attempt to divide by zero, an invalid operation code, register overflow, stack overflow, protection violation etc. Internal interrupts are synchronous with the program. If the program is return, the internal interrupts will occur in the same place each time.
- ©. Software interrupts: > A software interrupt is a special call instruction that behaves like an interrupt rather than a subroutine call. It can be used by the programmes to initiate an interrupt procedure at any desired point in the program. The most common, use of software interrupt in the program. a supervisor call instruction.

3> RISC and CISC:-

RISC VS CISC

Complex Instruction Set Computer (CISC) Reduced Instruction Set Computer (RISC)

If yours emphasis on hardware of It gives emphasis on software.

It has multiple instruction sizes of the few formals of same set with few formals.

If has more addressing modes with few formals.

If has more addressing modes with has fewer addressing modes.

If has more addressing modes with has fewer addressing modes.

If has fewer addressing modes with has fewer addressing modes.

If has fewer addressing modes with has fewer addressing modes.

If consists of simple instructions that take single cycle to execute.

If coding in CISC processor is more number of lines.

Advantages of CISC:

expensive than hard wiring a control unit.

changing the stricture of instruction set as the architecture uses general-purpose hardware to carry out commands.

Mis architecture makes the efficient use of main memory. The compiler need not be very complicated, as the microprogram Instruction sets can be written to match the constructs of high level languages.

Disadvantages of CISC:

Chip-hardware and instruction set became complex with each generation of processor.

The overall performance of machine as reduced due to different amount of clock time required by different instructions.

eresthis architecture requires on-chip hardware to be continiously reprogrammed.

The complexity of hardware and on-chip software increases.

Advantages of RISC

The performance of RISC processor is two to four times better

The architecut architecture uses dess chip space due to

reduced instruction set.

PIT RISC processors can be designed more quickly than CISC processors.

PIT The execution of instructions is high in RISC due to use

Disadvantages of RISC:

When compiler makes poor job of sheduling instructions the processor spends much time waiting for first instruction result.

RISC processor require very fast memory systems to feed various instructions

@. Register Overlapped Windows:

If we use multiple small sets of registers (windows), each assigned to a different procedure, a procedure call automatically switches the cold switches the CPV to use a different window of registers, rather than saving registers in numery. Windows for adjcent procedures are, overlapped to allow parameter passing.

R73	
	Local to D
R 64	OSTIL COMMENT
R63	R C3
	Common to Card D
	R 58
Proce	Local to C
- :	R 48
	R 47 R 47
	R42 R42 Common to B and C
ŢŢ	oc C RA1 Local to B
	K 521
	R31 R31 Common to A and B
	Common to A and B
	0 0 R 25
	Rec B R 25 Local to A
	K16
	Common to A and I.
	R 10
29 (000)	Proc A
الما	non to Proc A procedures
bal isters.	manues
bal	
isters .	Ga Ambrack sociales . 1

tig. Overlapped register window There are three classes of register windows.

9) Gribbal Registers, G -> Available to all functions

10) Window Local registers, L -> Variables local to the function.

1111 Window shared registers, C -> Permit data to be shared needing to copy the Window Size, W= L+2C+6rd Total no of registers = (k+C)W+G.