

Model Questions

palnitraj21@gmail.com

Date. _____

Page No. _____

Long Answer Questions

Q. What is meant by instruction set completeness? Is instruction set of basic computer complete? Discuss instruction cycle of basic computer with suitable flowchart.

Ans An instruction set is said to be complete if it contains sufficient instructions to perform operations in following categories:

A. Functional Instructions: Arithmetic, logic, and shift instructions

Examples: ADD, CMA, INC, CIR, CIL, AND, CLA

B. Transfer Instructions: Data transfers between the main memory & the processor register Examples: LDA, STA

C. Control Instructions: Program Sequencing and control

Examples: BUN, BSA, ISZ

D. Input/Output Instructions: Input and Output

Examples: INP, OUT

Instruction set of Basic Computer is complete because:

A. ADD, CMA (complement), INC can be used to perform addition and subtraction and CIR (Circular right shift), CIL (Circular left shift) instruction can be used to achieve any kind of shift operations. Addition subtraction and shifting can be used together to achieve multiplication and division. AND, CMA and CLA (clear Accumulator) can be used to achieve any logical operations.

B. LDA instruction moves data from memory to register and STA instruction moves data from register to memory,

C. The branch instructions BUN, BSA and ISZ together with skip instruction provide the mechanism of program control and sequencing.

D. INP instruction is used to read data from input device and OUT instruction is used to send data from processor to output device.

Instruction Cycle

In Basic Computer, a machine instruction is executed in the following cycle:

1. Fetch an instruction from memory
2. Decode the instruction
3. Read the effective address from memory if the instruction has an indirect address
4. Execute the instruction

Upon the completion of step 4, control goes back to step 1. to fetch, decode and execute the next instruction. This process is continued indefinitely until HALT instruction is encountered.




fig. flowchart for Instruction cycle

The timing signal that is active after decoding is T3. During time T3, the control unit determines the type of instruction that was just read from memory, following presents an initial configuration for the instruction cycle and shows how the control determines the instruction type after decoding.

2. What is the concept behind pipelining? Discuss different types of pipeline conflicts and their possible solutions briefly.


Ans

Pipelining is the process of accumulating instruction from the processor through a pipeline. It allows storing and executing instructions in an orderly process. It is also known as pipeline processing.

Pipelining is a technique where multiple instructions are overlapped during execution. Pipeline is divided into stages and these stages are connected with one another to form a pipe like structure. Instruction enter from each one end and exit from another end.

Pipelining increases the overall instruction throughput.

In pipelining system, each segment consists of an input register followed by a combinational circuit. The register is used to hold data and combinational circuit performs operations on it. The output of combinational circuit is applied to the input register of the next segment.



Pipeline system is like the modern day assembly line setup in factories. For example in a car manufacturing industry, huge assembly lines

are setup and at each point, there are robotic arms to perform a certain task, and then the car moves on ahead to the next arm.

Pipeline Conflicts

In general, there are three major difficulties that cause the instruction pipeline to deviate from its normal operations.

1. Resource conflicts: caused by access to memory by two segments at the same time.
2. Data dependency: conflicts arise when an instruction depends on the results of a previous instruction, but this result is not yet available.
3. Branch difficulties: arise from branch and other instructions that change the value of PC.

Solutions

1. Resource Conflict Solution: It can be resolved by using separate instruction and data memory.
2. Data Dependency solution: A collision occurred when an instruction cannot proceed because the previous instructions did not complete certain operations. A data dependency occurs when an instruction needs data and are not yet available. Pipelined computers deal with such conflict both data dependent in a variety of ways.
 - a. Hardware Interlocks: An interlock is a circuit that detects instructions whose source operands are destinations of instructions farther up in the pipeline.
 - b. Operand forwarding: It uses a special hardware to detect a conflict and then avoid it by routing the data through special paths both pipeline segments.

c. Delayed Load: The compiler for such computers is designed to detect a data conflict & reorder the instruction necessary to delay the loading of the conflicting data by inserting no-operation instructions.

3. Handling of branch instructions: One of the major problems in operating on instruction pipeline is the occurrence of branch instructions. Pipelined computers employ various hardware techniques to minimize the performance degradation caused by instruction branching.

a. Prefetch Target Instructions: Both the branch target instructions & the instruction following the branch are pre-fetched and are saved until the branch instruction is executed. If branching occurs then branch target instruction is continuous.

b. Branch target buffer (BTB): A branch target buffer is an associative memory included in fetch segment of the pipeline. Each entry in the BTB consists of the address of previously executed branch instructions and the target instruction of that branch. It also stores the next few instructions after the branch target instruction. This way, the branch instructions that have occurred previously are readily available in the pipeline without interruption.

c. Loop buffer: This is a small very high speed register file maintained by the instruction fetch segment of the pipeline. When a program loop is detected, it is stored in the loop buffer including all the branches. This program loop can be executed directly without having access to memory.

d. Branch prediction: A pipeline with branch prediction uses some additional logic to guess the outcome of a conditional branch instruction before it is executed. The pipeline then begins prefetching the instruction stream from the predicted path.

e. Delayed Branch: In this procedure, Compiler detects the branch instructions, and re-arranges the machine language code by inserting useful instructions that keep the pipeline operating without interruption. It is used in RISC processor.
eg: No operation instruction

$\leftarrow BR \quad \leftarrow AR$

3. Multiply $(-13) \times (+40)$ using Booth multiplication algorithm.

Given $B = 000 \ 40 = 0101000$, $13 = 0001101$

$I^c \text{ comp. } B = 1110010$

$2^{\text{nd}} \text{ complement of } B \oplus (-B) = 1110011$

\therefore Let $GR = 0101000$, $BR = 1110011$, $\overline{BR} = 0001100$, $\overline{BR} + L = 0001101$

AC	GR	G_{n+1}	Sc	Action
0000000	0101000	0	7	
0000000	0010100	0	6	ASHR
0000000	0001000	0	5	ASHR
AC	0000000	0000101	0	4 ASHR
+ $\overline{BR} + L$	00001101			due to 10 $AC \leftarrow AC + \overline{BR} + L$
0001101			3	
00001101	1000010	1		ASHR
1110011				$AC \leftarrow AC + BR$
1111001				
1111100	1100001	0	2	ASLR
0001101				$AC \leftarrow AC + BR + L$
10001001				
0000100	1110000	1	1	ASHR
+ 1110011				
1110111				$AC \leftarrow AC + BR$
1111011	1111000	0	0	ASHR

Here, we get, 1111011111000 & the most significant bit is called sign bit. It indicates the sign i.e. it indicates -ve sign. Now we have to find 2^{nd} complement of result except the sign bit.

$$\begin{aligned} I^c \text{ comp. } S20 &= 01110111110111 \\ I^c \text{ sum } (-S20) &= 1111011111000 + 1 \\ &\xrightarrow{\text{ASLR}} \end{aligned}$$

Short Answer Questions

Q4. What is overflow? Explain overflow detection process with signed and unsigned number addition with suitable example.

Ans When two numbers of n digits are added and the sum occupies $n+1$ digits, we say that an overflow has occurred. A result that contains $n+1$ bits can't be accommodated in a register with a standard length of n -bits.

For this reason many computers detect the occurrence of an overflow setting corresponding flip-flop.

An overflow may occurs if two numbers added are both +ve or -ve both. for e.g.: two signed binary no. +70 & +80 are stored in two 8-bit registers

Carry: 0 1

$$\begin{array}{r} +70 \\ +80 \\ \hline +150 \end{array}$$

Carry: 1 0

$$\begin{array}{r} -70 \\ -80 \\ \hline -150 \end{array}$$

since the sum of numbers 150 exceeds the capacity of the register (since 8-bit register can store values ranging from +127 to -128), hence the overflow.

Overflow detection:

An overflow condition can be detected by observing two carries carry into the sign bit position and carry out of the sign bit position.

Example: Above 8-bit register, if we take the carry out of the sign bit position as sign. bit of the result, 9-bit answer so obtained will be correct. Since an answer can not be accommodated within 8-bits, we say that an overflow occurred.

If these two carries are equal \Rightarrow no overflow.

If these two carries are not same \Rightarrow overflow condition is produced. If two carries are applied to an exclusive-OR gate, an overflow will be detected when output of the gate is equal to 1.

5. Write down different arithmetic Microoperations & design a 4-bit binary adder-subtractor.

Ans. The Basic Arithmetic microoperations are Addition, subtraction, increment, decrement.

The addition arithmetic microoperations are Add with carry, subtract with borrow, Transfer/Load.

Summary of typical arithmetic microoperations

Symbol	Description
1. $R_3 \leftarrow R_1 + R_2$	contents of $R_1 + R_2$ transferred to R_3
2. $R_3 \leftarrow R_1 - R_2$	content of $R_1 - R_2$ transferred to R_3
3. $R_2 \leftarrow \overline{R_2}$	complement of contents of R_2 ($1's$ complement)
4. $R_2 \leftarrow \overline{R_2} + 1$	$2's$ complement of R_2
5. $R_3 \leftarrow R_1 + \overline{R_2} + 1$	Content of $R_1 + 2's$ complement of R_2 transferred to R_3
6. $R_1 \leftarrow R_1 + 1$	Increment the contents of R_1 by one
7. $R_1 \leftarrow R_1 - 1$	Decrement the contents of R_1 by one

Binary Adder-Subtractor: The addition & subtraction operation can be combined into one common circuit by including an exclusive OR gate with each full adder.





Fig: 4-bit Adder-subtractor

The Mode input M controls the operations:

- When $M=0$, the circuit is an adder & when $M=1$ the circuit is subtractor.
- When $M=0$: $B \oplus M = B \oplus 0 = B$ i.e. full adder receives the value of B as input carry & B & circuit performs $A+B$.
- When $M=1$: $B \oplus M = B \oplus 1 = \overline{B}$ & $C_0 = 1$ i.e. B inputs are complemented & \overline{B} is added through the input carry. The circuit performs $A+\overline{B}$'s complement of B .

Q. What is the purpose & advantages of common bus system? Explain common bus system of basic computer.

The registers in the Basic Computer are connected using a bus. This gives a savings in circuitry over complete connections between registers. Three control lines, S2, S1 and S0 control which register the bus selects as its input.



Either one of the registers will have its load signal activated, or the memory will have its read signal activated which will determine where the data from the bus gets loaded.

The 12-bit registers, AR & PC, have 0's loaded. The 12-bit register, AC onto the bus in the high order 4 bit positions.

When the 8-bit register DURR is loaded from the bus, the data comes from the low order 8 bits on the bus.




Fig: Basic computer registers connected in a common bus.

Q. What is meant by address sequencing? Draw diagram of address sequencer & explain in detail about mapping of instruction.

Ans. Each computer instruction has its own microprogram routine in control memory to generate the microoperations of next micro-instruction to be executed is called address sequencing.




Fig: Block diagram of address Sequencer

Mapping:

Assuming operation code of 4 bits which can specify 16 (2⁴) distinct instructions. Assume further control memory has 128 words, requiring an address of 7 bits. Now we have to map 4-bit operation code into 7 bit control address. Thus, we have to map op-code of an instruction to be address of subroutine in memory.

8. Consider that we are provided with the following memory content.
What will be the value loaded in AC if addressing mode is direct, indirect, immediate, PC-relative & index relative.

		Address	Load to AC Mode
PC = 200	201	500	Address = 500
RL = 400	202	NEUTRINUM	Next instruction
XR = 100	203	450	450
AC	204	700	700
	205	800	800
	206	900	900
	207	1000	1000
	208	1100	1100
	209	1200	1200
	210	1300	1300
	211	1400	1400
	212	1500	1500
	213	1600	1600
	214	1700	1700
	215	1800	1800
	216	1900	1900
	217	2000	2000
	218	2100	2100
	219	2200	2200
	220	2300	2300
	221	2400	2400
	222	2500	2500
	223	2600	2600
	224	2700	2700
	225	2800	2800
	226	2900	2900
	227	3000	3000
	228	3100	3100
	229	3200	3200
	230	3300	3300
	231	3400	3400
	232	3500	3500
	233	3600	3600
	234	3700	3700
	235	3800	3800
	236	3900	3900
	237	4000	4000
	238	4100	4100
	239	4200	4200
	240	4300	4300
	241	4400	4400
	242	4500	4500
	243	4600	4600
	244	4700	4700
	245	4800	4800
	246	4900	4900
	247	5000	5000
	248	5100	5100
	249	5200	5200
	250	5300	5300
	251	5400	5400
	252	5500	5500
	253	5600	5600
	254	5700	5700
	255	5800	5800
	256	5900	5900
	257	6000	6000
	258	6100	6100
	259	6200	6200
	260	6300	6300
	261	6400	6400
	262	6500	6500
	263	6600	6600
	264	6700	6700
	265	6800	6800
	266	6900	6900
	267	7000	7000
	268	7100	7100
	269	7200	7200
	270	7300	7300
	271	7400	7400
	272	7500	7500
	273	7600	7600
	274	7700	7700
	275	7800	7800
	276	7900	7900
	277	8000	8000
	278	8100	8100
	279	8200	8200
	280	8300	8300
	281	8400	8400
	282	8500	8500
	283	8600	8600
	284	8700	8700
	285	8800	8800
	286	8900	8900
	287	9000	9000
	288	9100	9100
	289	9200	9200
	290	9300	9300
	291	9400	9400
	292	9500	9500
	293	9600	9600
	294	9700	9700
	295	9800	9800
	296	9900	9900
	297	10000	10000

Ans We have 2-word instruction "load to AC" occupying address 200 and 201. First word specifies an operation code & mode & second part specifies an address of part (so here)

Mode field specifies any one of a number of modes. For each possible mode we calculate effective address (EA) and operand that must be loaded into AC.

Direct addressing mode: EA = address field 500 and AC contains 800 at that time.

Immediate mode: Address part is taken as the operand itself. So AC = 500 (obviously, EA = 201 in this case)

Indirect mode: EA is stored at memory address 500. So EA = 800. And operand in AC is 300.

Relative mode:

PC relative: EA = PC + 500 = 702 & operand is 325. (since after fetch phase PC is incremented)

Indexed addressing: EA = XR + 500 = 600 and operand is 900.

Register mode: Operand is in RL, AC = 100

Register indirect mode: EA = 400, so AC = 700

Autoincrement mode; same as register indirect except RI is incremented to 401 after execution of the instruction.

Autodecrement mode: decrements RI to 399, so AC is now 450.

Summary

Address mode	Effective Address	Contents of AC
Direct address	500	800
Immediate operand	201	500
Indirect address	800	300
Relative address	702	325
Indexed address	600	900
Register	-	400
Register indirect	400	700
Auto increment	400	700
Auto-decrement	399	450

Q. Define priority interrupt. Explain Daisy-chaining method of handling interrupt priority.

Ans Priority interrupt determines which interrupt is to be served first when two or more requests are made simultaneously. Also determine which interrupts are permitted to computer while another is being serviced. Higher priority interrupt can break request while serving a lower priority interrupt.

Daisy-chaining Priority (serial)




Fig: Interrupt Daisy chain priority interrupt

- Interrupt Request from any device
- CPU responds by INTACK
- Any device receives signal (INTACK) at PI plus the VAD.
- Among interrupt requesting devices the only devices which do
 - i) physically closest to CPU get INTACK and it blocks INTACK to propagate to the next device




Fig: one stage of Daisy chain priority arrangement

10. What is cache mapping? Explain direct mapping with suitable examples


Ans If a particular address is found in the cache, the block of data is sent to the CPU, and the CPU goes about its operation until it requires something else from memory.

When the CPU finds what it needs in the cache, a hit has occurred. When the address requested by the CPU is not in the cache, a miss has occurred & the required address along with its block of data is brought into the cache according to how it is mapped.

Direct mapping

Most memory locations can only be copied into one location in the cache. This is accomplished by dividing main memory into pages that correspond in size with the cache.

Main Memory Pages



CPU

Fig: Example of direct mapping used in cache memory

Q. What is space-time diagram? Discuss pipeline speedup eqn with suitable example.

- Ans
- A task is the total operation performed going through all segment of pipeline.
 - The behaviour of a pipeline can be illustrated with space time diagram.
 - This shows the segment utilization as a function of time

Segment	1	2	3	4	5	6	7	8	9
1	T_1	T_2	T_3	T_4	T_5	T_6			
2		T_1	T_2	T_3	T_4	T_5	T_6		
3			T_1	T_2	T_3	T_4	T_5	T_6	
4				T_1	T_2	T_3	T_4	T_5	T_6

Fig: Space diagram for 4-segment pipeline

Speeds

Speed up

- k segment pipeline with a clock cycle time t_p is used to execute n tasks.
- The first task T_1 requires a time equal to $k t_p$ to complete its operation since there are k segments in the pipe.
- The remaining $(n-1)$ task finish at the rate of one task per clock cycle & will be completed after time $(n-1)t_p$ equal to $(n-1)t_p$.
- As the number of task increases, n becomes larger than $k-1$ and $k+n-1$ approaches the value of n. Under this condition,

$$\text{Speed up} = \frac{t_p}{t_n}$$

12. Write short notes on:


a) Excess-3 code: The excess 3 code is a decimal code used in old computers. This is un-weighted code.

Excess -3 code : BCD binary equivalent + 3 (0011)

Decimal	BCD	Excess-3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

b. Input-Output Processor (IOP)

- IOP is a process with DMA capability that communicate with I/O devices. In this configuration, the computer system can be divided into a memory unit & a no. of processes comprised of CPU & One or more IOPs.



Ex.: Block diagram of IOP.

Best of luck