Input Output Organization:

The angul-output subsystem of a computer, referred as I/O, provided an efficient mode of communication between the central system and outside environment. Data and programs must be entered into the computer's marriary for processing and result of computations must be displayed to user. This is done with the help of different peripheral devices.

Peripheral device - Input or output devices attached to computer are called peripheral devices. These devices provide an efficient mode of communication between the central systemand the outside environment.

Types
Input devices -> Keyboard, mouse etc.
Output devices -> Printer, monitor etc.
Input-Output device-> Memory

Input Output Interface / IO Interface:
> Input Output interface provides a method for transfering information between internal storage and external I/O devices.

It resolves the differences between the computer and peripheral devices which are as follows:

Data transfer rate of peripherals is slower than that of CPV. So some synchronization mechanism may be needed.

operating modes of peripherals are different from each other and each must be controlled so as not to disturb others,

In CPU and memory. peripherals differ from the word format

Peripherals are electromechanical and electromagnetic devices and manner of operation is different from that of CPU which is electronic component.

@ I/O Bus and Interface Modules:

Peripherals connected to a computer need special communication link to interface with CPU. This special link is called I/O bus.




Fig. Connection of 40 bus to 40 devices

-> I/O bus from the processor is attached to all peripheral interfaces.

-> I/O bus consests of data lines, address lines and control lines.

To communicate with a particular device, the processor places a device address on the address lines. Each perpheral has an interface module associated with 1tis interface.

-> decodes the device address,

-> decodes the I/O commands.

→ Provides signal for perspheral controller.

→ Synchronizes the data flow.

→ Supervises the transfer rate between peripheral and CPU.

A I/O Commands:-

The function code provided by processor in control line is called I/O command. There are 4 types of commands that an interface may

2) Control command > Issued to active the perspheral and to inform

b) Status command -> Used to test various status conditions on the Interface and peripherals. e.g., error during data transfer completion successfully.

c). Data input command > Causes the interface to read the data from perspheral and places it into the interface buffer.

a) Data output command - Causes the enterface to read the data from othe bus and saves of onto the onterface buffer.

8. I/O us Memory Bus: Following are the three ways that computer buses can be used to communicate with memory and I/O.

a). Use two seperate buses, one for memory and another for I/O.
b). Use one common bus for both memory and I/O but have seperate control lines for each.

c). Use one common bus for memory and 40 with common control line.

1 Isolated I/O vs Memory-Mapped I/O:

Isolated I/O_

→ CPU has distinct input and output as well as memory instruction.

→ Distinct address space for I/O and memory operation.

Address space for I/O

→ The register device register 18 8-18t.

→ For application address space complete 1MB memory 18 allowed.

→ Maximum number of I/O devices are 256.

Memory-Mapped I/O


> No distinct I/O and memory instruction.

No distinct address space.

Endoress space.


→ The device register +816-bit. → It takes only some part of memory not complete 1MB memory. → Maximum number of I/O devices are 65536.

3. Asynchronous Data Transfer: Generally communication in between CPV and peripherals is performed asynchronously. In this mode of transfer, there is need of control signals to be transmitted between the communicating unit to indicate the time at which data is being transmitted. For this we have two approach: -> Strobe method -> Handshaking method. Strobe Method: Data bus Destination strobe Block diagram -Valled Data-> fig. Source-installed strobe for data transfer Destination Block diagram K-Valed data-> Tring diagram Fig. Destination-Instituted strobe for data transfer. -> The strobe is a single line that informs the destination. (Source-snetiated) > No way of knowing whether the destination with has actually received whether data them that was placed in the bus. (Destination-initiated) > No way of knowing whether the source with has actually placed data on data bus.



Scanned with CamScanner

C) Direct Memory Access (DMA) -> It +8 very useful for bulk data transfer. e.g. data transfer in between memory and harddisk. Data transfer between perspherals and memory takes place without the involvement of CPU.



Dr Pronty Interrupt:

3. How can CPU handle simultaneous interrupt from different interrupt Source? [Question may be asked on thes way].

Ans: There are two apporaches to handle simultaneous interrupt from different interrupt source.

a) Softwore approach:


-> Polling procedure.

b). Hardware approach:

-> Darsy-Chaining method -> Parallel Brienery interrupt method.


Polling procedure / Method -> A polling procedure is used to identify the highest-priority source by software means. In this method there is common branch address for all interrupts. The program that takes care of interrupts begins at the branch address and polls the interrupt sources in sequence. The order in which they are tested determines the priority of each interrupt. The highest-priority source as Lessted first, and of als signal as on, control branches to a Service routine for this source. Otherwise, the next-lower-priority source 4s tested and so on.

Daisy-Chaining Method: The daisy-chaining method of establishing priority consists of a serial connection of all devices that request an interrupt. The device with the highest priority is placed in the first position, followed by lower-priority devices up to the device with the lowest priority, which is placed last in the chain. This method of connection between three devices and the CPU is as shown below:



Each device has priority on (PI) and priority out (PO). Also st provide interrupt vector address (VAD) to processor data bus.

Parallel Priority Interrupt Method:
The parallel priority interrupt method uses a register whose bits are set separately by the interrupt signal from each device. Priority is established according to the position of the bits in the register. Interrupt ter




de IST -> Interrupt status flep-flop.

3. DMA and IOP:

1) Direct Memory Access (DMA): Direct Memory Access (DMA) 18 a process for data transfer between memory and I/O, controlled by an external circuit called DMA controller, without the involvement of CPU.

Most of the data that is input or output from computer 18 processed by the CPU, but some data does not require processing or can be processed by another device. In these situations. DMA can save processing time and is a more efficient way to move data from the computers memory to other devices. For example: A PCI controller and a hard drive controller each have their own set of DMA channels.

Descence of events that occur during DMA operation:-



The CPU/Processor has two pins HOLD and HLDA which are used for DMA operation. It works with following two control signals.

ABUS Request (BR) -> It 98 used by DMA conboller to request CPU for buses. When this input is active, CPU terminates the execution of the current enstruction and places the address bus, data bus and readily write lines into high impedance state.

Bus Grant (BG) -> CPU activates BG, output to inform DMA that buses are available. DMA now take control over buses to conduct memory transfers without the involvement of CPU. When DMA terminates the transfer, It disables the BR line and CPU When DMA takes control of bus system, the transfer with memory can be made with Brust transfer and cycle stealing.

Scanned with CamScanner

Q. What Ps DMA transfer? Explain.




Fig. DMA transfer in a computer system.

-> CPU communicates with the DMA through address and data buses.

>DMA has its own address which activates RS (Register select) and DS (DMA select) lines.

When a peripheral device sends a DMA request, the DMA controller activates the BR line, informing CPU to leave buses. The CPU responds with its BGI line.

-> DMA then puts current value of its address register into the address bus, initiates RD and WR signals, and sends as DMA

Acknowledge to the peripheral devices.

Then BG1=0, RD & WR signal, allow CPU to communicate with Internal DMA registers. When BG1=1, DMA communicates with RAM through RD & WR lines.

anned with CamScanner

2) Input-Output Processor (IOP):- Processor with direct memory access
capability that communicates with I/O device is called I/O Processor.
Processor accesses memory by cycle stealing. Processor can execute a channel program stored in man memory. CPU instiates the channel by executing a channel I/O class instruction and once initiated, channel operates independently of the CPU.





fig. Block diagram of computer with I/O processor.

(A) CPU-IOP communication:

Communication between CPU and IOP may take different forms depending on the particular computer used. Mostly, memory unit acts as a memory center where each processor leaves information for the other.



Mechanism: CPU sends an instruction to test the IOP path. The IOP, responds by unserting a status word in memory for the CPU to check. The Totals of the status word andicate the condition of IOP and I/O device. CPU then checks status word to decide what to do next. If all 98 on order, CPU sends the instruction to start the I/O transfer. The memory address received with this anstruction tells the IOP where to find its program. When IOP terminates the transfer using DMA, it sends an enterrupt request to CPU. The CPU responds by Issuing an instruction to read the status from the IOP and then IOP auswers by placing the status report anto specified memory location. By inspecting the bits in status word, CPU determines whether the I/O operation was completed satisfactorily and the process is repeated again.