
## Advanced Microprocessor 80286:



The 80286 is the first member of the family of advanced microprocessors with memory management and protection abilities. The 80286 contain (PU with 24-bit address bus which is able to address 16 Mbytes of physical memory. Vasious versions of 80286 are available that runs on 12.5MHz, 10 MHz and 8 MHz clock frequencies. 80826

18 upwardly compatible with 8086 in terms of instruction set.

80286 includes two operating modes real address mode which can address up to 16 Mb.

Description (mly of asked) of 80286 The advanced micro processor 80286 contain four functional parts which are as follows: Address Unit (AU) - It is responsible for calculating the physical addresses of instructions and data that The CPU wants to acess. Also, the address lines derived by this unit maybe used to address different perpherals. This physical address computed by the AU as handed over to the BU of CPU. Address unit provides the memory management and protection services for the 80286. Bus Unit (BU) > It consists of address datches digrivers One major function of the bus unit is to fetch instruction bytes from the memory. It is responsible for performing all external bus operation. Ered Instruction Unit (IV)-> It accepts instructions from the etch queue and on instruction decorder decodes drives a control unit on the execution unit. 18 responsible he anstructions received from the decoded instruction queue, which sends the the instruction over the data the register

	and the second s	Eliza Pabarani.	15 J. 7 W. T. S. L. C. B. S. S. L. L. L. C. L. L. C. L	tege No
_	Rogister	Organization of S	30286:	John Charles
	The s	30286 CPU conte	ains almost t	he same
	11	yisters, as in 80		
_	i Diele			
	12 Eugh	t 16-bit general	purpose register	S
_	12 Four	16-bit segment	t registers.	
	iii) Sto	utus and control	registers	
-	11	struction Pointer		
	V) Two	2 16-bit register	2 - Flags, MS	W
_	vr) Two	16-bit registe	2-LDTR &	TR
	VIP Two	48-bit register	- GOTR de	IDTR
_	7 0			
	HA XA	AL ) Multiply/	Divide	
_	HC. XC			
	CX CH	CL Sloop/shift	sepat/court	
_	BX BH	BL Z Base ~	egisters	
_	BP.			
	SI	7 Index?	registers	
	IC	J	0	
	SP	3 Stack p	ornfer	
	15	0		1
	Greneral	Register.	3	
		CS		Code con a A color
,	15	O. D.S	163 TOP -1	Data segment selector
1	Enthone on a more	Status word SS.		Charles Segment Selection
	IP.	Instruction BC		Stack segment gelector
1	status and control	1 Portuger	Samuel Pul	Extra segment selector
$\parallel$	registers		Segment Registers	11 705
$\parallel$	O The state of the	Rig. Register set	nf 80286	. Tarran
-	No Right	1.0.1.715102300	0,0000	-
	THE PARTY OF THE PARTY OF THE		A PER CHARGE LAND CO. 1	IU III
	U JOSH MANDE	DIT TO STATE OF THE STATE OF	To Anize Debut the	27 ibhail
				Scanned with CamScanner

	Date.
	Page No
	Flag registers:
	Logical and curth metric instructions.
	Local and withmostic instructions.
, , , ,	Gogia
	NT TOPL OF DF IF IF SF ZF - AF - PF - CF
	Fig. Plag régisters
	J. C.
	D2, D4, D6, D7 and D11 are called as status
	Charlife The hite DR (TE) and DA (TE) are used for
	flag bits. The bits D8 (TF) and D9 (IF) are used for controlling machine operation and thus they are called
	control flags. The additional fields available in 80286
	flag reglisters arei-
	PIOPL-I/O Privilege Field (bits D12, and D13).  1P) NT- Nested Task flag (bit D14).
	9P) NT- Nested Task flag (but Dag)
	919 PE- Protection Enable (bit il)
	7. VFM - Processor Extension Emulator (bit 128)
	MP- Monifor Processor txtension (bit 137)
	vol TS - Task Switch (bit D19).
	1 34 31 31 31 31
-	Machine Status Word (MSW)
	The machine status word consists of
	four flags - PE, MD, EM and TS of the form lower -
	I NAC OF THE WOOD
hyter.	order bits Dig register. The LMSW and SMSW -
	1 A STRUCTONS
	instructions are available in the instruction set of 80286
	to write and read the MSW in real address mode,
	A STATE OF THE PARTY OF THE PAR

	Page No
m	Privilège Levels:
	delegation of authority over computer system.
200	account and over the same
	00-> Kernal level
	01 -> OS service.
	10 -> OS extensions
	11 -> lowest privilege level.
	Applications
	Tosk System 1
	11 - Tevices
	and return
	1 Task A
	2 2
	3
	Task B
	fig. Brivelege devel
↓ →	Each task assigned a privilege devel, which indicates
+	the priority of that task.
4	It can only be changed by transfering the control
<u> </u>	using gate descriptors, to a new segment.
<u>}</u> ⇒	Highest privileged level can access all the data segment
	The least previleged level will have the most limited
	access of data.
- (135)	I sens allowed for system Software to
7	restrict tasks from accessing data.
-	TISTALL

Date	
Page No	79

Descriptor cache: In real or profected mode, the CPV stores the base address of each segment in hidden recisters called descriptor cache registers. Each time a segment register 48 baded, the segment base address, segment size limit, and access altributes (access rights) are loaded, or "cached" into these hidden registers. To enhance performance, all subsequent memory refrences are made via the descriptor cache registers instead of calculating the physical address, or looking up the base address in the descriptor table. Memory Access in GIDT and LDT: LDTs are siblings of GIDT. LDT (local Descriptor is important when we seperate the address for multiple processes. There will be generally LOT per user process that describes privately held memory, while GIDT (Global Descriptor describes shared memory am kernel memory. When we create any new process the operating system will create hew LDT. This new LOT Will be on GOT. Sometimes LOTs out useful when we want to give read or write permissions from memory to any process, while memory Seperated Othrough GDT will be visible every process can request for But LOT gives right to reach or write

each process.

Date		110
Page No		-
		-
	_	

Multitasking
In 80286 we improve multitasking capability
by adding necessary memory management a
and task switching vin such a way that
there is adequate protection:

other more privileged task.

To seperating from each other.

Between the code and data module.

Again unwanted accessing or changing the data or code.

The primary key to multitasking in the ability to break the various entities to be processed into part in such a way that the part can easily function together and adequate protection is maintained.


Molecularity make up the task and subtask so that operating system module that include critical code and data table can be protected from application program.

Addressing modes

80286 which are as follows:-

Real address mode -> In real address mode, the 80286 can address upto 1Mb of physical memory address like 8086. In real address mode, the 80286 is object code compatible with 8086.

	In Virtual address mode > In virtual address mode at
	can address up to 16 Mb of physical memory
	address space and 1 GB of virtual memory
	address space. In virtual address mode, at 18
	source code compatible with 8086. Virtual address
	mode is also called protected address mode.
2)	Advanced Microprocessor 80386:
	Architecture of 80386
	The internal architecture of 80386 is
	Livided anto 3 sections:-
	? Central processing unit.
	red Memory management unit
	Bus Interface unit.
	Central processing unit is further divided into
	Execution unit and Instruction unit, trecution unit
	has 8 Greneral purpose and 8 special purpose
,	registers which are either used for handling data
	registers which are either used for handling data  or calculating offset addresses.
Ď.	The block diagram of 80386 98 28
	Follows:
	Scanned with CamScanner



		Date.
		Page No
	Register Organization:	Lynn VI
	Today in Aurina and Marker of the or	
-	The 80386 has eight 32-bit general	
	which may be used as either 8 bit or:	16 bit registers.
	A	5
$\rightarrow$	A 32-bit register known as an extended	register, 48
	represented by the register name with	i prefix t
dh	Example: A 32 bit register corresponding BX 18 EBX.	nding to AX
	48 FAX > Similarly BX 18 EBX	etc.
484	V	000
$\rightarrow$	The 16-bit registers BP, SP, SI and DI in	8086 are now
- 4	available O with their extended size	
w.E	are names as EBP, ESP, ESI and EDI.	
2331		
	AX represents the lower 16-bit of the 3	32 bit register
	00 CC CT 07 - 10	0 0 00
	BP, SP, SI, DI represents the lower 16 bit bit counterparts, and can be used as inc	of meir 32
	bit counterparts and can be used as inc	dependents 16
	bit registers.	
	The second residence and the second	2/ 510 M CC DC
-	The six segment registers available in 8038 ES, FS and GS.	00 are 05,55,05,
	Lojro and Go.	
	The CS and SS are the code and the stack	
	respectively, while DS, ES, FS, GS are 4 data	segment registers.
-	A 16 bit instruction pointer IP is available bit counterpart EIP.	along with 32
	bit counterpart ETP.	TO THE SECOND
3	Chic The Country of the Williams of the Chickens of the Chicke	prize ?
		Carried to the transfer of the

Scanned with CamScanner

Memory Access in Projected mode: In this mode, the contents of segment registers are used as selectors to address descriptore which contain the segment limit, base address and access rights byte of the segment. The effective address (offset) is added With segment base address to calculate linear address. This linear address as further used as physical address, if the paging unit is disabled, otherwise the paging unit converts the linear address into physical address. The paging unit is a memory management unit enabled Vonly in protected The paging mechanism allows handling of large segments of memony in terms of pages of 4K byte 582 The paging unit operates under the of segmentation unit. The paging unit of converts linear addresses address, in protected made, Paging laging is one of the memory management techniques used for multitasking operating system handling of large seaments the advantage of paging scheme is that the complete segment of a fask need not to be in the memory at any time. Only a few pages he segments, which are currently

Date.
Page No

for the execution need to be available on the physical memory. Thus the memory requirement of the task. Is reduced beaving the available memory for other tasks. The paging mechanism provides an effective technique to manage the physical memory for multitasking systems.





## If my notes really helped you, then you can support me on esewa for my hardwork.

Esewa ID: 9806470952



