

# Segmented Memory of 8086.		
Geral	-	
The BID sends out 20 bit address		
soil can address any of 200 buter 8n		The state of the s
memory - But at a great time of	Extra	< Top 0 € 5
works with only four Exhibite segment	Segment	
		DES DES
Here, are four segments:		- 22 g mittos
a) tako segment b) stack segment of	stack	TOP of SI
c) Code Segment d) Dota Segment	Segment .	
		- C bottom of si
a) Extra Segment:		ELEB & CI
Extra Segment 8 additional	segment	1
dota segment, which is used by		- chatten & is
the string to hald the entra destination dota.	Data	E 136 8 50.
3014.	Segment	
b) stock Segment:		bollow Q DS
store data and address I a		
store data and address during execution		
2) Desta Segment. Tr. 0,	in lammal 200	1 10
	Momas seduce	ndator in 8086
used by the program and & accessed		
In the segment by an affect address or	the content of	t other register
that holds the offset address.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Cade Segment: IT & used for addressing	a wewood,	Interpret on the
code segment of the memory, button	where the ex	ientable
program is stored.	Mark Hills	Aug The Control of th
	The second secon	

Machine cycle: It is defined as the time required to amplete one operation of accessing memory ilpitip or acknowledge and external request.

Instruction cycle;


execute an instruction is called instruction cycle.

Timing Deogram of STA 2000+1 ?-

-	Opreode fetch			Memory Read			Memory Read			Herray Norte			
	13	T2	T3.	Ti	15	To		-			ريا.	T12	
CLK.	7 /	7	1	T	11	1	1/	1	1	1	1	1	V
-P25	V	(124).		7-3	42		X	42	V 8 1		20		X
A 04	VFF	82	X		(50)	(AXI	X	01 X	. 521	1)	(6x)	(0)	X
ADS									-	7-03		1 1 1	
RD -	E AND THE	Zaice !		/									
WR		0911		,					111				
TH, Sas	X	0,1,1		*		0,0,1		010	,1		01-	10.	


3. Write a Assembly Language program to soit an array in asconding order using 8 bit microprocessor

1			
7	Lobel	Instruction	Comment
	START:	LXJ H, 2040H	Lood organ
,		MVI D, OBH	clear Dreggiter
		NO CM	counter = C
		DCR C	decrement of CPAI
	11 11 11	INN H!	
	CHEIK:	MOV AIM	list in A.
		INXH	
		CMPM	compare armentator with exert spenar
		JC NEXTBYTE	Pf and acc 2 no., jump to NEXTBYTE
		MON BIM	Swap elements
-36	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MOV M,A	
	1 / / /	DCXH	
April 1	,	MOV M, B	
		INXH.	
		MVI DIOJH	of orchonge occurs, swap or on o reg
	NEXTBYTE	DCRC	Secrement c for next iteration
		JNZ CHECK	if c>o, goto check (elx,
1		MOV AID	transfer contacts of D into Accumulator
		CPI OJH	compare oco. with ost
		JZ START	if D=03H, goto CHECK
		HLT	HALT.
1			



6. What is MA? Explosin the sequence of events that occur grands amy edesations DMA is a Direct Memory Access & which is defend as the data branefer technique in which peripherals manage the buses for direct interaction with marn memory without surdicing the cpv. Addrep Bus, READ & WRITE Nicro RAM BUPED AMO the : Idutation of Div A transfer in computer system DMA request cru to handle control of buses to the DMA using Rus Request (BR) signal. The CRU grants the control of buses to DNA wing Bu Grant (BG) signal signal after ploving the oddren bus, bus data bus and read and write knes into impedance state

4) Immediate Addressing Mode: In this mode the operand position & the immediate data. For 8bit data, momentione is aboute and for 16 bit dota, anchuction size is 8 bytes. eg: MVI A132H LXJ B, 4567 H. 5) Implied or Inherent Addening Mode: The shahuction of this made donat have operands. 9. NOP. HLT, EI, DI 8. WAP to reverse a given string using 16-bit microprocepar. MODEL SMALL . STACK - DATA - CODE MAJN PROC MOV AX, aDATA MOV DSIAX MOV CXID



9. Explosin Memory Interfacing in 8085 microprocessor along with appropriate diagram.

	Address >		Address	
0000	Data	Marical	Nata	Memory
8085	Control.	Interface		chip
	2	9011-	Control	

18. 8085 Enterfaces with memory chips

tratch the memory requirements with the microprocessor algual.

Memory has certain signal requirements to read from and write into memory. Similarly, microprocessor enitiates the set of signals when it wants to read from and write into memory.

8085 has 16 text Addrew lines. Hence a maximum of 64kb of memory locations can be interfaced with it. The memory addrew spore of 8085 takes values of 0000H to FFFFH. It initiates IOIM, RD. WR signal. Similarly, each memory chip has signals such as CS, OF or RD and WR associated with it.

- 10. What are different modes of speration in 80286 microprocessor? Explain in brief.
- And The operating mades of 80286 are: Real made and provate virtual made

a) Real Mode:

memory is addressed using lines An-Aza. While addressing, the contents of segment registers are used as segment base addresses. It this made, the first attack of memory starting from address one to the to object address of memory starting from address of the first attack of memory starting from address of the total to object the first attack of interrupt vector toble.

When 80286 is reset it always starts the execution in real address made, It portains initialises the IP and other registers of 80286.

6) Protected Vertual Address Mode (RVAM):

and it could provide 1GB of virtual momory per tack. The complete without memory is mapped onto the 16 MB physical momory.

Whenever the portion of a program is required for executation, it is betieved from the secondary momory and placed in the physical memory.

Tetched from the secondary momory and placed in the physical memory.

Memory And also, results maybe saved back on secondary memory.

For addressing 80286 uses 26-694 content of a segment register as a selector to a address of a descriptor block stored in the physical men

11) Interrupt base Ito is efficient compared to poiled Ito."
Justify.

In palled ITO, cpv constantly checks device status whether it needs cpvis attention. The CPV continuously testeach and every device attached to it for detecting whether any device needs cpv attention. Here, CPV hosto wait and check the service need for devices and this waster a lot of time CCPV cycles). Palling becomes prefficient when CPV rarely finds a device ready for service

Whereas, in intempt Ito, interrupt handler server the device. It is a hardware mechanism that enables as to detect that a device needs its attention. Here, and is distributed only when a device needs serves, which saves the CPU cycles.

But in the cases when CPU doesnot find a service to do, onlying becomes inefficient but interrupt based Ito is efficient

12) Write Short Notes on:

) BSR Mode:

BSR stands for Bit Set Reset Made. The a part c bit settreset made. The individual bit of part c can be set or reset by writing control word in the control register.

The control wood format of BSR made is shown	m	the fr	gure below.
I wasting the things of the same of the same	6	0/ 6	8870
Dx 06 05 Du D3 D2 D0 D0	0	0 1	8967
OXXX b b STR	0	1 0	8842
La pot c'set freset	6	1 1	Bit 3
BSR de port c bit 1- set	1	0.70	est 4 3
Select orreset	1	0 1	Bit 5
	1	2 6	Bist C
A may be a second of the secon	1	1 1	B6 7
The second secon	11	MAN	TX

The pin of pate is selected using bit select bits [b b b] and set or reset is decided by bit SIR.

- The BSY mode affects only one bit at a time. To set any bit of port c, bit pottern is looded in control registers.

If a BSR made is selected, it willnot affect Ito made

a) Macro Assembler:

An assember that can perform macro substitutions and expansion & the macro occumbler. The programmer can define a macro that consists of several statements and then use the macro name later in the program, thus avaiding having to rewrite the statements. The macro begins with "macro directives and ends with we endmacro directives.

For example:

A moure called swap exchanges the values of two variables. After defining swap, the programmer can then shout an swap a b it the ascembly language program

	Coate C	
	Q. No. 5	
_		
	MVIA, AAH	
	copies immediate value 'AAH' into the	1
	accumulator.	
	MOV B, A	
	-) copies content of accumulator to the reg-B.	
	i.6	
	AZAAH	4
1	B= AAH	
	RRC	
	-> Rotale accumulator right with carry.	
	i-e	
	A = 55 H	-
	B= AAH	
	XRA B	
	-> XOR. operation between 'A and B.	
	A= 55H -> 0101 0101	
	B= AAH -> (XOR) 1010 1010	
	ohen,	
	AZ FFH	2000
	B=AAH.	
	OUT PORT 1	
	-> port 1 outputs FFH.	
1	H(T)	
	Halts the program.	
	HLT -) Halls the program.	The state of the s