## Chapter-2 Kegister transfer and Micro-operations:

(A) Microoperation:

The operation performed on the data stored in register is called microoperation. It is elementary operation performed on data stored in registers. e.g. add, subtract, load, store, clear, shift etc.

Register transfer-languaged Register transfer:

The symbolic notation used to describe the microoperation transfer among register is called a register transfer language.

 $R_1 = R_2 + R_3$   $\Rightarrow$   $R_1 \leftarrow R_1 + R_9$   $\Rightarrow$  Register transfer language (RTL).

We designate (\(\varepsilon\) computer registers by capital letters to denote its function. For example program counter register. Is designated by PC and instruction register by IR.

The andividual flip-flops on an register are numbered in sequence from 0 to n-1 as shown on figure below:

Register Rg.

76543210

Thowing Individual bits

The designate information transfer from one register to another

This implies that the outputs of source must have a path to the inputs of the destination.

The destination register has a parallel load capability.

If is assumed that all transfers occur during a dock edge than surgicum.


All microoperations withten on a single line are to be executed at the same time.

		The register that holds address for memory unit
Basic symbols for	register bransfer:	15 called MAR.
	Description	Examples
Letters and numerals	Denotes a register	MAR, R2
Parentheses ()	Denotes a part of register	R2(0-7), R2(4)
Amow L	Information	R24-R1
Comma	Seperates two microoperations	R24-R1, R14-R2

En digital system, this is done through a control signal. It is similar to "if" statement.

For example. If (P=1) ther (R2 \lambda R1)

If P=1, the action takes place, otherwise no, where P 18 a control function that can be either 0 or 1.



Bus and Memory transfers: A common bus is used rather than connecting wires between all registers. Common bus can be took constructed either by using MUX or three-state buffers.


1. Common bus system with multiplexer Common bug 4×1 471 4×1 4×1 MUX O MUX 2 MUX1 MUX3  $\wedge$   $\wedge$   $\wedge$ <u>የ</u> ጉ ጉ ጉ 4 4 41 D, C2 B2 A2 .D, C1 B1 A1 Do Co BoiAs AZ AI AO B2 B, B0 公本本个 D2 D. D. fig. bus system for four registers Register select Function table

Multiplexers can be used to construct a common bous and it selects the source register whose binary information 18 then placed on the bus the select lines are Connected to the selection inputs of the multiplexers and choose the bits of one register.

# (b). Common bus system with three-state buffers:

- Output Y = AC of C=1 High - ampedence of C=0. Normal input A-Control input C-

fig. Grouphical symbols for three-state buffer.



### fig. Bus line with three state-buffers

The three-state buffer gate has a normal input and a control input which determines the output state:

—> With Control I, the output equals the normal input

-> With Control O, the gate goes to a high-impedance state, which enables a large number of three-state gate outputs to be connected with wires to form a Zommon bus line without endangering loading effects.

#### & Anthmetic Microoperations:

@ List of Arithmetic Microoperations:

PR-A+B

98 R+A+B+1

MY RYA+B

W R ← A+B+1.

WR+A-B

VER X A+1

VID R+A-1

Arithmetic microoperation addition

on addition with carry.

3) Subtraction with borrow


3) subtraction using 2's complement.

)) >) subtraction

1) Increment

)) a decrement.

#### @ Brany Adder:



jig. 4-bit benary adder

A binary adder 48 a digital circuit that generales the arithmetic sum of two binary numbers of any length. A binary adder is constructed with full-adder circuits connected on cascade. An n-bit binary adder requires n full-adders.

@ Binary adder-subtractor:

The addition and subtraction operations can be combined into one common circuit by including an XOR gate with each full-adder.

> The subfraction A-B can be carried out as follows:The Take 1's complement of B (movert each bit) The Gref 2's complement by adding 1.





fig. 4-bit adder-subtractor


@ Bhary Incrementer:-The increment microoperation agas one to a number in a register. This can be implemented by using a binary counter—every time the count enable is active, the count is

encremented by one. If the increment is to be performed independent of a particular register, then use half-adders connected in cascade. An n-bit binary incrementer requires n half-adders.



4-bit binary incrementer

Arithmetic Circuiti-Each of the microoperations can be implemented in one composite arithmetic circuit. It can be constructed using full adders and multiplexers. The output of arithmetic circuit 43 calculated by D=A+Y+Cin. The arithmetic circuit and its function table are as follows:



@. Logic Microoperations:


> Logge micro operations specifies operation for strings of bits

> These operation consides each bit of register. seperately and treats them as bonary variables.

It is very useful for bet manipulation of data and for making logical decision.

e.g. AND, OR, XOR, NOT etc.

Hardware Implementation: The hardware implementation of logic microoperations requires that logic gates be inserted for each bit or pair of bits in the registers. All 16 microoperations can be derived from using four logic gates.



	Sı	S.	Output	Operation
· .	0	0	F=A^B	AND
	.0	1	E=AVB	XOR Complement
	1	0	E=ABB	XOR,
	1	1	E=A	Complement

Logic Diagram

v.v.I Applications of Logical Microoperations with example: Logical microoperations are useful for manspulating endividual bits or a portion of word stored in regreter. they can be used to change bet value, delete a group of bit, or insert new bet values into a register. Applications are as follows:-

Assume: processor register (A)=1010 operand register (B) = 1100

a) Selective set operation > It sets to 1 bits in register A when there are corresponding 11s in register B.

The does not affect bit position that have Ois in B.

Scanned with Camscanner

b) Selective - Complement operation

The selective complement operation complements bits in A when there are corresponding 1's in B.

The also does not affect bit position that have Os in B.

c) Selective clear operation:

> It clears to 0 the bots on A when there are corresponding is on B.

-> It is similar to A - AB

1010 A (before) 1100 B (logic operand 0010 A (after).

d> Mask operations

The bits of A are cleared only when there are corresponding O's on B.

-> It is AND operation.

eg. 1010 A (before) 1000 B (Logic operand)
1000 A (after).

e) Insert operation -> It moserts new value into a group of bits.

-> It is or operation.


It is or operation.

eg. Consider an example of inserting 1001 in place of 0110

Mask 1001-A(before) 0110 1111-B( Mask 0000 1010 A (after masking) 0000

DKMB 1010 A (before) 0000 0000 B (Insept) 1001 1010 AlaHeransestian 1001

fr. Clear operation
The compares the values of A and B and produces all O's of A and B are equal or same.
and B' are equal or same.
> It is similar to XOR microoperation.
e.g. 1010 A (before) 1010 B (Logic operand)
0000 A ← A⊕B (A cleased).
3. Shift Minnoperations:
-> Used for transfer of data.
-> Used on consucation with arithmetic, logic and other data
processing operations.
→ Used in conjucation with arithmetic, logic and other data processing operations.  → The content of a register can be shifted to the left or right.
Types:
a) Logical shift - A Joseph shift is one that transfer O through
a) Logical shift -> A logical shift is one that transfer O through the serial input.
$R_1$ $\begin{bmatrix} 1 \\ 1 \end{bmatrix}$ $\begin{bmatrix} 0 \\ 1 \end{bmatrix}$
R <sub>1</sub> 1 0 1 0
Logical Shift Left (5.hl)
$R_1 \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} 1 \\ 0 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix}$
R <sub>1</sub> 0 1 1 0
Logical Shift right (Shr)
b) Circular shift -> It 48 also known as rotate operation which circulates the bits of the registers around the two ends without loss of information.
which circulates the bits of the registers around the
ends without loss of information.
7411011
R1 1 0 1 1 1 1 0
Crowlar Shift Left (Col) Crowlar Shift right (Cor)



# D. Arithmetic Logic Shift Unit:




		fig. One	stage of arathme	fic-logic shrift
	Operation Select			
	S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Con	Operation	Function
20		0	F=A	Transfer A
operating		1	F = A + 1	Increment A
T   E			F = A + B	Addition
chi	0 0 1 0		P = A + B + 1	Add with carry
Arthmehic	0 0 1 0	1	F=A+B	Subtract with borrow
4	0011	0	F= A+13+1	Subtraction. Decrement A
9,	-0-0-1-1	1 h	$F = A - 1$ $F = A \wedge B$	Decrement A
sperations	0 1 0 0	× ) in oper		Transfer_A AND
8	0 1 0 1	XIVOLIE	F=AVB	OR
Logical	0 1 1 1	X	F=AAB	:XOR
14	$-\frac{1}{2}$ $-\frac{1}{2}$ $-\frac{1}{x}$ $\frac{1}{x}$	X	F= A	Shift replement A
Shift	1 1 × ×	X	F=Shr M F=Shl A	6 heft left A sut F
द्ध	Table:	Function tab	le for arithmetic	Logic sheft unit.

AR=11110010 BR = 11 111111 CR = 10111001 DR = 11101010 Determine the 8-bit values in each register after execution of the following sequence of micro-operation. ARK AR+BR CR4CR1DR BR LBR+1 AR - AR-CR. For AR KAR+BR AR: 11110010 BR: +11111111 AR = 1)11110001 AR → 11110001 For BR -BR+1 For CRXCR^DR CR: 10111001 BR: 11111111 DR:11101010 10101000 BR →00000000. CR => 10101000 For ARK-CR AR: \11110010 10111001 CR+1:+010/1000 01000110 Carry -> 1)01001001 AR => 01001001 11110020 10111001 10000000 128 AR: 11110010 CR -01011000 AR > 00111001

Q. The 8-bit registers AR, BR, CR and DR metally have the following values.