
Unit-5

-> represent topic

Scanned with CamScanner

Basic I/O, Memory R/W and Interrupt Operations.

era a		
€,	Memory mapped ID	I/O mapped I/O
	1) I/O is treated as memory	PI I/Ose trop del se T/A
	Pel 16-bit addressing (A-A)	er 8-bit addressing (A0-A7)
18.	· · · · · · · · · · · · · · · · · · ·	403
	Prolit can address = 216	185 It can address = 28
	=64K	=256
	ry) No. of devices = 65536	Py No of devices = 256
	V) More decorder hardware:	vilege decorder hardware
	Waitable memon is less.	(1) Available memory 98 more.
	With Avarlable memory is	2 1/201 1/201
0	VPP MERD (Memory read operation	ver TOR (Input output read)
	and MEWR (Memory write operation)	and IOW (Input output write)
· D,	signal with I/O	control signal with I/O.
	PX Instructions used are	1x) Instructions a used are
A.S.	as following example:	as following example.
	LDA XXXX H.	IN XXX XH
	STA XXXX H	OUT XXXX H
Total Control	MOV: AM	Hermin Hall to the Committee of the Comm
		(CALLA)
- A	Direct Memory Access	
	Direct Memory Acci	est (DMA) 48 a process for
	data transfer for 1 Dem	een memory and I/O, controlled
	by an external cricultic	auca oma controver, without
- 1 S	Involvement of CPU.	that is input or output from
	Most of data	Also CDI land come date
-1312 6	computer is processed by	or can be successed by another
Cu)_	does not require processing	MA care some succession time
1	III TO THE TOTAL THE TOTAL TOT	II IA LOU STORE PROCESSAID
100	and 98 a more efficient	La Cocample a PCI
	computer's memory to other	ntroller each have their own set
	of DMA channels.	
.9 05 CE		Scanned with CamScanner



Date.		Have
Page	No	

The registers in the DMA are selected by the MP. through the address bus by enabling the OS (DMA select) and RS (Register Select) Inputs. The RD (read) and WR (write) Inputs are bidirectional When the bus grant (BG) is O, the MP can communicate with the DMP registers through the data bus to read from or writte to the UDMA registers. When BG= 1, the processor does not have control over the system buses and the DMA can communicate directly with the memory by specifying an address a the address bus and activating the RD or WR control he DMA controller has three registers: an address register, a word count register and control register. The address register confains an address to specify the desired focation in memory. register specifies the mode of nterrupts: [This description about intopupt, is not time waters inside are try Interrupt is a process where an externa the attention of the microprocessor. The process O device. An interrupt is considered to be an emergency signal that may be serviced microprocessor may respond to the as soon as When the microprocessor receives an light our suspends the currently executing program and pumps to an Interrupt Service Rathin to respond to the froming interrupt. Responding to an interrupt may be

interrupt as maskable or non-maskable. There are two ways of redirecting the execution to the Isl depending on whether the interrupt as vectored or mon-vectored.

Vector Interrupt -> In this type of interrupt, Processor

can not knows the address of Interrupt. In other

word processor knows the address of interrupt service

routine.

Example. RST 7.5, RST 6.5, RST 5.5, TRAP.

Non-Vecter Interrupt -> In this type of interrupt, Processor can not know the address of Interrupt. It should give externally. In the device will have to send the address of interrupt service routine to processor for performing task interrupt.

Example: INTR

Software Interrupt > It is an instruction based.

Interrupt which is commonly controlled by software.

That means programmer can use this instruction to
execute interrupt in main program. There are eight.

software interrupts RSTO to RST 7 in 8085 microprocessor.

Hardware Interrupt As name suggests et is an interrupt which can get the interrupt request in hardware per of mecroprocessor 8085. There are mainly sex pens available on 8085 for hardware interrupt purpose which are TRAP, RST 7.5, RST 6.5, RST 6.5, INTR, INTA.

Date	il.	
Page No		

æ	8085 Interrupt Pins and Pr	imity
0	There are five interrupt pins in	n 8085 and one
1.	interrupt acknowledge (INTA)	p?n.
	and a plant of the second of t	n. 01

	Per No.	Name	Type -	Priorly.
	6	TRAP	Vectored	Highest
=	7	RST 7.5	Vectored	- it is a literal
	8	RST 6.5	Vectored	
4	9	RST 5.5	Vectored	
	110	INTR	Non-Vectored	Lowest
		. 1 2		

from highest to lowest in decreasing order.
Priority means which interrupt gets the acknowledgement first of more than one are interrupting the microprocessor.

Maskable and Non-maskable. Interrupts.

Maskable interrupts -> An interrupt which can be

Lisabled by software that means we can disable

the interrupt by sending appropriate anstruction, as

called a maskable interrupt. RST 7.5, RST 6.5 and

RST 5.5 are the examples of Maskable Interrupt.

Non-Maskable interrupts -> As name suggests we cannot disable the interrupt by sending any instruction es called non-maskable interrupt. TRAP enterrupt es the non-maskable interrupt for 8085. It means that If an interrupt comes via TRAP, 8085 well have to recognize the interrupt we cannot mask es.

Vectored and Polled Toderrupt. P Vectored Interrupt - In a computer, a vectored interrupt is an I/O interrupt that tells the part of the computer that handles I/O interrupts at the handware level that a request for attention from an I/O device has been received and also identifies the device that sent the request. Device Device Device MP The device is connected in a chain as shown in fig above for setting up the priority systems. If the device generate interrupt, It will adept the INTA signal from the processor otherwise, 4th will pass INTA on to the next device until INTA 18 accepted by the interrupting device. IRQ lines Interrupt -> CPU Device Device fig. Polled Inferrupt In a computer, a polled inferrent 48 a specific type of I/O interrupt that nothifies the part of the computer containing the I/O interface that a device 78 ready to be read or ort otherwise chandled but does not indicate which device. The interrupt controller must

	Date Page No
T. T.	poll (send a signal out to) each device to determine which one made the request. Polled interrupts are handled using software and are therefore. Slower compared to vectored interrupts.
	- mala de France de la companya della companya dell
	3) 8259 Interrupt Controller
	Established A A A A A A A A A A A A A A A A A A A
	DATA BUS BUFFER CONTROL LOGIC
	READ JURITE ADGIC TN- SERVICE RESOLVER RESOLVER RESOLVER RESOLVER (IRR) LIRO RESOLVER RESOLVER (IRR) LIRO TNIERRUPT REQUEST REQUEST LIRO (IRR) LIRO TNIERRUPT REQUEST REQUEST LIRO (IRR) LIRO TNIERRUPT REQUEST REGOLVER REGOLVER REGOLVER REGOLVER LIRO TNIERRUPT REGOLVER REGOLVER REGOLVER REGOLVER LIRO TNIERRUPT REGOLVER REGOLVER REGOLVER REGOLVER REGOLVER LIRO TREGOLVER REGOLVER
CAS DE CAS BL CAS 2 COMP	ARATOR (IMR)
T	fig. Block Diagram of 8259 Interrupt Controller
	The following steps take place during the operation
15 c.h.,	of 8259 A.
	One or more entersupt request lines go high requesting the service.
· · ·	The 8259A resolves the priorities and sends an INT signal
1 Sty 100	A the MP
	The MP acknowledges the interrupt by sending INTA (box). After the INTA (box) has been received, the approve for
	THE BILL THE

Scanned with CamScanner

T AL	-	Page No.
		the call instruction (CDH) is placed on the
_	mili	the call instruction con
	20	Because of the CALL instruction, the MP sends two
-	-1	Because of the CALL Mistrice
_		or more INTA (box) Signais 8259 A places the
_	VI	At the first INTA(bar) the 8259 A places the you order 8-bit address on the data bus and at the
	-	
_		which all address of the transmit vectoring
OF.		$V_{\alpha} V_{\alpha} V_{\alpha$
	Vie	The state of the state of the state of the
		memory location specified by the CALL instruction.
		Priority modes:
		Fully Nested mode
-		-> IRO has the highest priority and IR1 to IR7 have
		the decreasing priorities
	٩٢	Automatic rotation mode
1		-> First priorphy changes to the last after it's service.
	998	Specific Trotation mode
		-> This 48 user selectable or programmable, which means
		priorty can be selected by programming.
	4	Features:
	_1)	It manages 8 interrupt requests.
	_11	It can solve 8 levels of interrupt priorities in variety of modes.
	900	It can mask each interrupt request individually.
	9.1	It can be set up to work with of ther the 8085 mp made
		or the 8086/8088 MP mode
	V	With cascading additional 8259 A devices, the priority scheme
		can be expanded to 64 levels
	VP)	The 8259 A has the abilities such as reading the status and changing the interrupt mode during a program execution.
	1	and changing the interrupt mode during a program execution.

Date.

Scanned with CamScanner