Computer Arithmetic: Hardware implementation are not mor imp in this chapter. Algorithms and questions / Numericals are important

Addition and Subtraction with Signed Magnitude Data:

When the signed numbers are added or subtracted, then there are eight different conditions. to consider, depending on the sign of the numbers and the operation performed. These conditions are listed on the first column of table below. The other columns in the table show the actual operation to be performed with the magnitude of the numbers. The last column should be posstive. (i.e., When two equal numbers are subtracted the result should be +0

_				* **	*
	Operation	Add	Subtract Magnehides		
Į		Magnifudes	When A>B	When AZB	When A=B
	(+A)+(+B)	+(A+B)			-
	(+A)+(-B)		+(A-B)	-(B-A)	+(A-B)
	(-A)+(+B)		-(A-B)	+(B-A)	+(A-B)
	(-A) + (-B)	-(A+B)			
	(+A) - (+B)		4-(A-B)	- (B-A)	+(A-B)
	(+A) - (-B)	+(A+B)			-
	(-A) - (B)	-(A+B)	5 y		
	(-A)-(-B)		-(A-B)	+ (B-A)	+(A-B)

Hardware Implementation:

Comparator to check of ASB, ALB or AEB register M (Mode Control) Complementer Add overflots Parallel adder

fig. Hardware for signed-magnifiede addition and subfaction.




fig. flowchart for add and subtract operations.

2. Addetion and Subtraction with Signed 2's Complement Data: The leftmost bit of a bonary number represents the sign bit: O for positive and 1 for negative. If the sign bit +81, the entire number +8 represented in 2's complement form. Thus +33 18 represented as 00100001 and -33 as, 11011111. Note that 11011111 as the 2's complement of 00100001, and vice versa.

A carry-out of the sign-bit position is discorded during the addition of two numbers. The subtraction consists of first taking the 21s complement of the subtraction and then

& Hardware Implementation:

- Register configuration is same as in signed -magnitude representation except sign bets are not seperated. The leftmost bits in AC and BR represent sign bets.

Fign bits are added and subtracted together with the other bits in complementer and parallel adder. The overflow flip-flop V 18 set to 1 if there 98 an overflow.

-> Output carry on this case 18 discarded.

Complementer and parallel adder

Overflow. AC register

fig. Hardware for signed -21s complement addition and subtraction.

Algorithm:





fig. Algorithm for adding and subtracting numbers in signed -21s complement representation.

Booth Multiplication Algorithm: [Vimp] Booth algorithm gives a procedure for multiplying binary antegers in signed 2's complement notation. Hardware Implementation: Sequence Counter (SC) BR register Complementer and parallel adder. AC register -> arregister > fig. Hardware for Booth Algorithm: -> Here, sign bits are not seperated.
-> Registers A,B and Q are renamed to AC,BR and QR. Textra flip-flop 2n+1 rs appended to QR which stores almost lost right shifted bit of the multiplier.


The On On 1 inspect double bits of the multiplier.




	arpoint distributions.							alala m
2 Online	Q'v	би	+1 (Operation)	AC.	QR	Qn+1	SC	no. of bils marti)
Charm	71	0	Instalization	000000	01101	0	55	bits
1	A ST		Subtract BR	011011	1111/			(1,00
				Q11011\		7		Sequence counter-
			(ACGIGR)	001101	710110	1 -	4	decremented by one
	0	1	411004	0 0 1 1 0 1	11-11			
			Add BR+1	100101	-			
			ashr	110010		7		
			(AC &QR)	111001	01011	0	3	71
	1	0		111001				
1			Subtract BR	011011				
				010100			~	
			(AC &QR)	001010	00101	1	2	
1	1	1		001010				
_			(Ac fl QR)	000101	00010	1	1	
dr.	0 1		t - /	000101				
			Add BR+1	100101	_			
E .			ashr	101010			• 1	
			(AC figr)	110101	00001		0	
11		Hen	دو, م					
			ce, Result =	AC EL	2R			
		S. Carrie	9.6	110101 (00001	71	. 201-111	
ŧ			Somce si	gn bel 43	1. So,x	the resul	I will be	negative.
	Π	re	2's complex	nent of 1	1010101	7001 JS	0010	1011110
						1001		
		, '	. Result = -	-(·28+2·4	2+0+9+	2 ¹ +2°) ~	0010	1011111
\$.			=_	Corried	100.0		The state of the s	> Left side on IL
				(256+64	432+84	-4+2+1		1 ment place
				357 Ang	3 !-		The state of	म हास्का
47.15	*	4	- March					

@ Division Algorithm: [V. Imp] U

Thes algorithm provides a quotient and remainder, when we divide two numbers. While implementing division in digital systems, we adopt slightly different approach. Instead of shifting division right, the dividend is shifted left. Hardware implementation is smilar to multiplication (but not booth) as below:



Hardware implementation of division algorithm consist of B register contains divisor, Q register contains dividend and A register es initially kept zero, and this is the register whose value is restored during iteration due to which this is named as restoring. It consist of a sequence counter(SC) and a complementer and parallel adder also to check if ALB or A>B or A=B and to perform addition operation between A register and B register.



Example: Divide 11 by 3 using restoring division algorithm or division of unsigned integer method, by restoring.

Solution: dividend = Q = 11 = 1011 (In binary) of n-bit Q division = Q

(7 n+2 b)		Gn+1 b	1t) (211-612		
B	Action/operation	·A	Q	SC	Sence there are total of 4 bits
=00011 00011 ingreplace? k Since MSB of A) Since MSB of A)	Initialization Shift Left A.Q ALA-B Q[0] (-0) Restore A	00000	011? 011? 0110	3	arrows used for understanding escape His
	Shift left A,Q A+A-B Q[0]+0 Restore A	00010	110? 110? 110?	2	_ mexam
Since MS8 of A 23 0 No restore.	Shift Left AIQ A - A-B Q (0) -1.	00010	100?	1	
replace? bold	Shift Left A,Q A ← A - B Q[0]←1	001016	001?	0	

Hence, Quotient = 0 = 0011 = 3

& Remainder = A = 00010 = 2.

Sfor unsigned integer


2) Non-Restoring division. algorithm:

It is the improved version of restoring division algorithm.

It provides quotient and remainder when we divide two numbers.

Hardware Implementation: Hardware, amplementation is exactly same to that of restoring division algorithm. So no need to draw and discuss it again.

Flowchart:



Scanned with CamScanner

Example: Divide 11 by 3 by using non-restoring division algorithm.

dividend = Q = 11 = 1011& divisor = B = 3 = 00011

=00011	Action/ operation	A	Q	SC		
00011	Inflalezation	00000	1011	4	13.15.15	
	Shaft Left A,Q	00001	011?			
1.70 -	$A \leftarrow A - B$	11110	011?		17	
	Q[0]+0	11110	0110	3		
	Shaft heft A,Q	11100	110?			
	A LA+B	11111	110?	1 1 1 1		_
	Q507+0	11111	1100	2	add state	. \
	Sheft Left A,Q	11111	100?			
	A+A+B	00010	100?		MSB OTT SUM	ove ,
	2507←1	00010	1001	1	2	/
	Shift Left A,Q	0.0101	001?	/	,.	
	A-A-B	00010	001?			
	9507←1	20010	0011	. 0		1
					P.	

Hence,

Quotient = Q=0011=3

& Remaindez = A = 00010 = 2.

Sonce here the sign bit PB zero So, we are derectly terminating. But instead if Pt was 1 then we perform $A \leftarrow A + B$ then we terminate

What 48 overflow? Explain overflow detection process with signed and unsigned number addition with suitable example. Ams:- When two numbers of n-digits are added and the own occupies n+1 digits, we say that an overflow has occurred. A result that contains n+1 bots can't be accompated in a register with slandard length of n-bits. For this reason many computers detect the occurance of our overflow setting corresponding flip-flop.

An overflow may occur of two numbers added are both positive or both negative. For e.g., Two signed binary no. +70 & +80 are stored on two 8-bit registers.

Carries:	01	Carries: 1	2	O
+70	0 1000110	-70	1	0111010
<u>+80</u>	0 10 10000	80.	1	0110000
+150	1 0010110	-150	0	1101010

Since the sum of 150 exceeds the capacity of the register. (Since 8-bot register can store values ranging from +127 to -128), thence the overflow. hence the overflow.

Overflow Detection -> An overflow condition can be detected by observing two cavry into the sign bet position and cavry out of the

Example: Above 8-bot register, of we take the carry out of the sign best posetion as a segn, bet of the result 9-best answer so obtained well be correct. Since answer can not be accommodated with 8-bets we say that an overflow occurred.

If these two carries are equal > no overflow

If these two couries are not same > Overflow condition. If two couries are applied to an exclusive - OR gate, an overflow well be detected when output of the gate 48 equal