Basic Computer Organization and Design:

Instruction code + An instruction code +8 a group of bits that instruct the computer to perform a specific operation.

@ Operation code -> The operation code of an instruction is a group of bits that define such operations as add, subtract, multiply, shift and complement. The number of bits required for the operation code of an instruction depends on the total number of operations available on the computer.

8. Concept of Instruction Format: The simplest way to organize a computer is to have single processor register called accumulator and an instruction format with two parts.

The first part specifies the operation to be performed (i.e. opudi)

The second part specifies an address and the memory address tells the control where to find an operation in memory.

Opcode Address. Instruction format

Binary Operand

Memory 4096×16

Instructions (Brogman)

Operands

fig. Stored Program Organization: and 12 to 15 as opcode). The whole instruction format is of 16-bit (i.e, from 0 to 15). The opcode and address commonly on one called Binary operand Binary operand,

Memony consist of Instructions and Operands Instruction code 193 howing 16-bit 50, 216 = 4096. which specifies address part and 21=16 specifies operate.

Instruction that comes in instruction format is of three types as! Memory Refrence instruction ir Register Refrence instruction I/O Refrence instruction. well specify either the instruction is from memory or register or any I/O device. Instruction codes for three these Instructions are in the following forms:-Immediate addressing - Actual operand will be present in the immediate addressing. Operand , In immediate addressing the first port of instruction format (i.e. operand) specifies the operation to be performed. Direct addressing > Add. Opcode Address 0-11 bils represent address Operand 457 -12-14 bits represent opcode Le Last 15th bil represents addressing mode! If Addres 15th bit consist either 8 or 1. 4f 1 → Indirect addressing mode of 0 -> Direct addressing mode. fig. Direct addressing. -> When the second part of an instruction code specifies the address of an operand, the address instruction issaid to have -> For Instance the instruction MOV RO OOH. RO, when converted to machine language is the physical address of register RO. The instruction moves O to RO.

Indirect Addressing.

-	when the second part of an instruction code specifies the address of a
	code specifies the address of a
٠, '	well of word in which the allege
	said to have indirect address.

35	0	CCA	300)
300		12	550	7.79
1350		Opera	and	
OOH	-			,

For instance the instruction MOV @RO OOH, when converted to machine language, @RO becomes whatever is stored in RO, and what is the address used to move 0 to RO. It can be whatever is stored in RO.

fig. Indirect addressing.

D. Basic Computer Registers and Memory:-Table: List of Registers for Basic Computers:

•				
	Register Name	Register Symbol	Brits	Function.
	Data Register	DR.	16	Holds memory operand
	Address Register	AR	12	Holds address for memory
	Accumulator	AC	16	Processor register
	Instruction register	IR	16	Holds instruction code,
	Program counter	PC	12	Holds address of Instruction.
	Temporary register	TR.		Holds temporary data.
	Input register	INPR	8	Holds input character.
100	Output régister.	OUTR	8	Holds output character.

(2) Instruction Format of basic computer:
Fach instruction code format has total of 16-bits.
total of 16-bits.
Memory-Refrence mstructions ADD, AND, LDA, STA, BUN, BSA, ISZ are memory refrence instruction (Of-code = 000~110)
ADD, AND, LDA, STA, BUN, BSA, ISZ are memory reproduction
(Of-code = 000~110)
15 14 12 11 1 Oprode Address
10 Register-Refrence instructions
CLA, CLE, CMA, CME, CIR, INC, SPA, SNA, SZA, 52E, HLT ore register-refrence instructions.
$(O_{p-code} = 111, T=0)$
0111 Register Operation
197) Input - Output instructions
INP, OUT, SKI, SKO, ION, IOF are input-output
instructions. $(Op\text{-code}=111, I=1)$.
(Op-code-111) + -1).
$\frac{15}{12} \frac{12}{11} \frac{12}{11} \frac{C}{11}$
1 1 1 I Input/Output Operating
(VIVI)
A computer should have a set of instructions so that user can construct machine language programs to evalute any function that is known to be compatible. The set of instructions
user can construct machine language programs to evalute any
function that 33 known to be compatible. The set of Instructione
are said to be complete of the computer includes a sufficient
number of unstructions in each of the following categories:
a) Arethmetic, Logic and shift mstructions

>Subtraction > ADD, CMA, INC > Devision > Shefting + Subtraction. > Multiplication > Shefting + addition LOGIC -> AND+CMA -> NAND Shift -> CIR & CIL b) For moving information to and from memory and CPU registers. ⇒ LDA, STA. c) For Branching & testing various anditions; =>BUN, SPA, SNA, SZA, SZE dy Input and output instructions:-=> INP, OUT. 2. Common Bus System for Basic Computer: The common bus is required in computer for communication with registers and memory to decrease the hardware complexely and broubleshoot problems. The basic computer has eight registers, a memory unit and a An efficient way for transfering information in a system with many register is to use a common bus. Regultements of common bus system; -> Six registers and a memory are connected to a bus. -> Which register among seven register and memory to be selected 93 determined from a binary vilve of variables \$2,51 and \$0, -> The input register INPR and orubult register OUTR has 8-biles The seven registers, memony, INPR and OUTR are driven by a single phase clock pulse.

The particular register whose load (LD) input is enabled receives the data from bus during next clock pulse.

Scanned with Cames.

=> Five registers have three control anpuls: LD (load), INR (Increment), and CLR (clear). Two registers IR and OUTR and have only LD inputs.

-> The result is transfered to AC and end-carry is transferred

to flip-flop E.




fig. Basic computer registers connected to a common bus.

@. Control Unit of Basic Computer:

Control Unit

Microprogrammed Control Unit

- > Control Logic 48 implemented by means of microprogram (software).
- -> It is slow & Cheap

sequence


→ Modification of logic 18 easy → Used in general purpose computers.

Hardwered Control Unit

- 7 Control togic is implemented using hardware (flip-flops, logic gates etc.)
- -> It is fast and expensive,
- -> Modification of logic is difficult.
- -> Used in microconfrollers.

Hardwised Control Unit: Question maybe asked as:

(How onstruction is mapped into control of signal OR Explain the) block diagram of Hardwired control unit?



Explanation:

-> An anstruction read from memory is placed in the anstruction register (IR)

In control unit IR 4s divided into three parts: I-bit as addressing mode, bits 12-14 as opcode and bits 0-11 as address for operand Fithe opcode on bits 12-14 are decoded with a 3X8 decorder and outputs (Doto D.) appired to Combinational control logic.

T Bit-15 of the anstruction is transferred to a flip-flop I.

-> Bits O to 11 are applied to the control logic gates (or combinational

We need a 4-bit sequence counter for providing terming signals to combinational control logic. It consists Increment,

-> The control of the sequence counter (SC) is applied to 4×16. decorder which consists bits 16-bits (0-15) denoted as To to Tis which are also applied to the combinational control unaic.

-> Based on this architecture we get some output through control

3. Instruction Cycle:

Instruction cycle 98 basically related with the execution of the Instruction. A program residing in the memory unit of the computer consists of sequence of instructions. In the base computer each instruction cycle consists of the following phases: Pretch an instruction from memory.

90) Decode the Instruction

Read the effective address from memory of the instruction has an indirect address.

IV) Execute the gristruction.

Step 1 to step 4 will be executed for all anstructions In the program.

-> After step 4 (fig. 1v), the control goes back to step 1 to fetch, decode and execute the next instruction.

-> This process continues until a HALT instruction as encountered.

Fetch & Decode > The micropperations for fetch and decode phases are i.e, At time To the content of Program counter (PC) 48 transfered to Address Register AR. (1) T1: IR + M[AR], PC+PC+1 register will be transferred to IR and increment will be done to PC by one. T2: D0,..., D7 Decode IR(12-14), AR +IR (0-11), I+IR(15)

vie, At time T2 decoding operations will start to instructions. IR contains

The instructions to be decoded.

Determining type of instruction:

Q. How instruction is executed in basic computer? Explain with flowchart.

Ass.

Start Sequence counter The cycle goes on while of If Explanation or Description forming of Just 45 understand then description of IR+M[AR], PC+PC+1 this part 93 my flow chart T2 of basic computer after Decode opcode m IR (12-14) few pages. We have to AR + IR (0-11), I+IR(15) either register of 70 instruction Di memory-refrence instruction =0 (register) =0 (direct) (Indirect)=1 No operation Execute Input-Execute register. Nothing ARKMR refrence instruction output instruction SC←0 5040 Execute memoryrefrence instruction SC40 feg. Flowchart for instruction cycle

Scanned with CamScanner

(2) Memory Refrence Instructions:

AND: AND to AC -> This is an instruction that performs the AND logic operation on pairs of bits in AC and the memory word specified by the effective address. The result of operation is I have a fective address. The result of operation as stransfered to AC.

DoT4:DR - MIAR] register is transfered to data register.

Dots: AC -AC -DR , SC -O. data register and result as placed on accumulator, and once the execution as completed we re-instialize sequence counter (SC) to zero.

982 ADD: ADD to AC -> The instruction adds the content of the memory word specified by the effective address to the value of AC. The Sum as transferred anto AC and the output carry Cout 4s transfered to the F(extented accumulator) flip-flop.

DITA! DR-M[AR]

DITS: ACK-AC+DR, EK-Couts SCK-O.

word specified by the effective address to AC.

DOTA: DR -MEAR]

D2T5: AC+DR, SC+O. 9V) STA: Store AC-> This instruction stores the content of AC anto the memory word specified by the effective address. D3T4: M[AR] - AC, SC+0.


V) BUN: Branch uncon ditionally -> This instruction transfers

the program to instruction specified by the effective address.

The BUN instruction allows the programmes to specify an instruction out of sequence and the program branches (i.e jumps)

Differ PC - AR, SC - D

UP) Branch and Save Return Address (BSA) -> This instruction is useful for branching to a portion of the program called a subsortine or procedure. When executed, the BSA instruction stores the address of available in PC into a memory location specified by effective address. DoTA: MEAR] - PC, PC + AR+1. DSTS: PC+AR, SC+O. Increment and Skip of Zero (ISZ)-> This instruction increments the word specified by effective address, and if the increment value is equal to 0, pc is Incremented by DOTA: DR -M[AR] Dots: DR + DR+1 DoTo: M[AR] +DR, if (DR=0) then (P(+PC+1), SC+0. @. Input - Output of Basec computes: Computer registers and flip-flops Serial Communication Input-Output terminal Printer Receiver



Output process > The output flag FGO +3 set to 1 mitially. The computer checks flag bit; if it is 1, the Information from AC 48 transferred In parallel to OUTR and FGO is cleared to 0. > The output device accepts the coded information then prints the information and sets FGO to 1.


@. Input - Output Instructions:

Input and output instructions are needed for transferring information to and from AC register, for checking the flag bits and for controlling interrupt facility. The control functions and micro-operations for the input-output instructions are listed below:

	8-61-8
INP	AC(0-7) KINPR, FGI+O Input char. to AC
OUT	OUTR - AC (0-7), FGO - O Output char from AC.
SKI	9f (FGI=1) then (PC+PC+1) Skip on input flag.
SKO	If (FG10=1) then (PC+PC+1) Skip on output flag.
ION	TENT 1
IOF	IFN-0 Interrupt Enable of Interrupt enable of Interrupt enable off.
	Jacob Off.

@ Interrupt Gycle:

The interrupt cycle 182 hardware implementation of a branch and save return address operation. Interrupt cycle occurs when during input or output process. Input Output operation are asynchronous, they are not fixed i.e., the time is not fixed for them that when they are going to occur, to the computer do not know when we are giving input interrupt since we are changing combol of execution as Now we see how it occurs from following flow choost.



Working & Occurance > For this we have one flip-flop R. This flip-flop R will decide whether It is interrupt or it is normal execution of our program. If R value es set do O then et es our normal execution cycle, on which we will do fetching and decoding of instructions and executing instructions. But during fetch and decode if we encounter IEN flag others following conditions occur:

-7 If IEN48 set to 1 then we check FGIT.

> If FGI 18 1 then interrupt 18 occurred we need to set

diff FGI 48 O We go to FGIO, of FGIO 48 1 then interrupt 48 occurred we need to set thep-flop R to 1.


Now, If R value is set to 1 then the interrupt is occurred. Now in this case we store return address in the location, O (fixed location) ie, return address is always in PC, so it is stored from PC to memory location pointed by zero. After that we gump branch to location 1. Finally we set IEN to 0 and R to 0. Register transfer statements for the interrupt cycle:The condition for setting flip-flop R=1 can be expressed with the following register transfer statement: 7,7,7 (IEN). (FGI+FGO):R ~1. Trining signals Informed Control Logic OR Flores functions The symbol + between FGI and FGO in the control functions shows a logic OR operation. This operation is AND with IEN and firming signals To', T', The fetch and decode phases of the instruction cycle must be modified and replace To, Ti, T2 with RTo, RT, O RT, Therefore the interrupt cycle, Statements are:- Kaddress register RTO: AR (-O, TR (-PC RT1: M[AR] -TR, PC+0 ? RT2: PC+PC+1, TEN+0, R+0, SC+0 i.e. During the first timing signal RTo, AR 18 cleared to 0 and the content of PC 18 transfered to temporary register (TR).

During the second timing signal RTo, the return address in temporary register is stored in memory location of AR at 0, and PC is cleared to 0,

The third timing signal RTo, increments PC to 1, clears IEN, R and SC to 0. 2). Description and flow chart for Basic Computer: It is quite easy if we know flowchart for instruction cycle that we have already discussed and some register transfer statements that we have denoted by 1) in this page above. Description will be on the flow of instructions on flowchart. How chart for Basic Computer will be hence as follows: - (Only design for easer understanding) start sc+0, IFN+0, R+0 mstruction ofche)=0 R =1 (Interrupt cycle) we will draw same full flowchart that we have We will draw eqn I that we denoted above in register transfer statements for interrupt cycle. drawn before

This is a rough way for beller and short understanding for how to draw flow chart for Basse computer. The Actual flowchart and description are as follows:—

How chart:



Description:

The Frestly the sequence counter is initialized to zero, interrupt enable (IEN) is instalized to zero and R flip-flop is also initialized to zero.

R fllip-flop will decide whether it is instruction cycle or interrupt cycle.

To R=0, then it will be instruction cycle of FR=1, it will be interrupt cycle.

Instruction cycle -> At time R'To, instruction cycle before was only To, but now so we use R'To which will decide interrupt or the address of north man and instruction cycle. PC-> holds address of next instruction. the address of next instruction R=0 = instruction cycle. R=1 = interrupt cycle. 13 to be copied to address register. - At time R'T, the instruction 48 dash (1) represents zero. fetched from memory pomled by address register and stored in metruction register and Increment is done in program counter by one. This (R'To fi R'Ta) completes our fetching part of instruction now we need to decode et. From 12 to 14 bits of IR register decoding will take place and corresponding Do to Dz bits will be generated along with that 0 to 11 bits of IR register are also copied to AR register and 15th bit of IR register 48 copied into I. → After decoding now we are going to check D, bit. If D, bit 18 1 then 4t 18 either register or I/O instruction 41 If D, bit 48 0 then 4t 18 memory— refrence instruction. @ If It 12 register or I/O instruction then we check I-bit. If I bit 181 then we need to execute mout output instruction and instraction execute sequence counter to zero.

So we need to execute register refrence instruction in the falize sequence counter to zero. (b) If 9t 18 memory-refrence enstruction (i.e. $D_4=0$) then we follow two parts direct and endirect addressing according to I-bit. If I-bit is 1 then it is endirect addressing so at time To effective address is felctiched from memory and stored in AR register. After some time memory refrence instruction get executed and sequence counter becomes zero. at time To we are supposed to do nothing and simply memory-refrence and instruction get executed with sequence counter.

Tinally the execution again goes to fetch part (i.e, R). Interrupt cycle -> Interrupt cycles RTO, RTI, RT2 are discussed below @ same thing we write here. It is short,