


By the name the output of any circuits depends upon the number of sequence means that the previous viewet also play the role for generating the fresh output. Any circuit in which the result is generated by processing the current Inputs as well as the previous output in colled the sequential circuit

In case of the combinational circuits the output completely depends upon the present inputs. There are no any memory element for storing the outputs. Also if we want to store theat output for further processing we must use the concept of the memory and this task is only possible by wring the concept of the sequential circuits. The sequential circuit consists of Combinational circuits along with the memory element and hence the output generated by the sequential circuit are mostly dependent upon the present inputs as well as the brevious output of the combinational circuit which is already Stored in any memory alment. The information stored in memory at any time defines the State of the sequential circuit. These circuits are clarified into two types depending upon the

- D' Synchronous sequential circuits
- @ Asynchronous

Here the synchronous sequential eircuit is the system whose behaviour can be defined from the Knowledge of its signals at discrete instants of time. where as the asynchronous sequential time. where as the asynchronous sequential circuit depends upon the order in which the input signals change and can be affected at any input signals change and can be affected at any input signals change and can be affected at any input signals change and can be affected at any instant of time. The black diagram for the Sequential circuit is given below



figi- Block diagram of sequential circuits

The different elements used in the sequential circuits as storing element are also known as the flipflots are cau also storing I but information flipflots are capable of Storing I but information

2

(1)

The baric memory element used to Store one bit information is called flip flop. we can also defined the flip flop as the Sequential circuit houring memory device which is capable of storing one bit information. Flip flop has two outputs one the true value and other the complement value. The true value is indicated by 9 where complement value is indicated by 81. A flip flop maintains its binary state until directed by the clock pulse to Switch states. Also the different types of the flops possess the following common characteristis.

i. The outputs Q & Q' are always complementary to each other.


in The circuit of flip flot has two stable states.

Set or I and reset or 0.

iii If the circuit is in set (1) It continues to remain in this state and similarly if it is in reset (0) it continues to remain in this state until the external signal is changed to change this state

Latch helps us to understand the operation of flip-flop. It is the circuit diagram having the inverters. The output of one inverter is connected to the input of the second inverter of the output of the fecond inverter is fed to the input of the first the becamed inverter is fed to the input of the first inverter as shown in the figure below.

THE RESERVE THE PARTY OF THE PA




Latch ? This circuit has two state one is set and other

If output of Gi, is I ie 8= I the input of Grz is reset. I and hence output of one will be a that

makes A=0 and Q=1 (set state)


If B=D then input of G12 is a and hence the output Q' of Cr2 become 1 (reset state) The banc flip floops can be derighed from either two NAND godes or two NOR gates, the circuit diagrams

as as shown below.



S	R	Q	191	
1.	0		Carlotte and the second	
A		0	1 after S=1 1800.	Ser. Married
0	1	7	0 after 5=0 R=1	1
5	7	力力	OF THE WAY	The same
1	200		that all out but	1

Truth table




.81	R	0	191
- 1	0	エ	0
VO	0	7	o affasti
0	1	0	7. 本
Vo	0	-0	y affaszoki
7	本	0	0

Truth table



This is the simplest type of flipflop having two inputs I for set and R for reset. Also the two outputs or for true veeler and of for the complement value. we can derign the RS flipflop by wring NOR flipflop and AND gotes and the clock pulse as shown below




81	5	R	
0		0	. O -rochage
0	0	1.	0 Freset
0	. 1.	0	1-) set indeterminate
0	-1	-1-	1 - nochange
1	0	0	0 treset
11	0	F	1 - set
- 1	1	0	indeterminate
1	1-1	1 1	I (N deservations)

1 - The water of here was a risk - I At I while the power out of the fall of the

Characteristic table

[w] full Graphic Symbol will got hand a distant

D-flipflop; - 1-2 / dell - fall 1807 all will The D. flip flop is the modification of the Clocked RS flipflob. Here we use the NAND gote flipflup using theree more NAND gutes in place of the AND gate and the inputs R & S are replaced by only single input D with true value and the complement value or shown below - 1 Note: Flot P/Z concern Pg no 22



0		. 0		
00	L	9		
(G) -		-191	7	Beer .
And the second				


Chaptur Symbol

91	D	Q(F+1)
.0	0	0
0	1	1 7
1	0	0-1
1 '	1	TAR

Characteristic terble

JK flip flop

This is considered as the refinement of the RS flipflop. The uncertainity of SR flipflop means when S=R=1 is solved by the help of JK flipflop The inputs J&K behaves like inputs S&R to Set & clean the flip flop. Just in the case of S R flipflop if Q=1 it switches to Q'=04 vice vern the diagram alongwith the characteristics teable is shown as below. Here we are tacking NOR flipflop with two And gades having the inputs J&K along with D' and Q verpetively J& N and Olser, palse.



Logic diagram

K-	1-0
Cb -	- a
2	T. IT.
	Crraphic Symbol
	41 - 40 J has

2015 · 对2011 1 F26


1	K	Q(+1)
0	0	O -> no drange
0	-1	0 - rochage
. 1	0	1 - Set
1	1	1 - set
O	0	1 - De Berg
0	-1	0 -> 800
1	0	- The Bury
1-	1	0 - rext
	00110	0 1 0 0 0 1

Characteristic table

T. flip flop

If the JK flipflop is replaced by only single input form we obtain the T flipflop. Means we take both J&K as a single input. This flipflop take both J&K as a single input. This flipflop that complement the input. Means the output of the input value the flipflop is the complement of the input value and hence it is also known as the toggle and hence it is also known as the toggle flipflop. The logic diagreem can be carrily obtained by replacing J&K in the JK

flipflop by single input T and in Shown below alongwith the characteristic table.



Logic Diagrem

T	11	4 06
Pare	1/	 9
, ct -	P	01
	1	1-101

Craphic Symbol

8	T	Q(41)
0	0	0 ,
0	1	
1	0	1
1	1	0.

Characteristic table

Master Slave Flip Flop





fig: - Master Slave flip flop

Master means the main or superior and slave in the secondary. The flip flop censists of two sepurch flip flops and out of them one acts as the master and other as the slave and known as the master slave flip flop. The flip flop consists of two flip flop one inverter.

when the clock pulse is 0 the output of inventor become one means the input for the slave become I and the flipflop is enabled and the output B is equal to Y while B! is equal to Y while B! is equal to Y while B! is equal to Y when CP is 0 year master flipflop become disabled. Also when CP becomes I then the marter flipflop is conabled where as the slave flipflop is isolated as long as the pulse is at its I level, because the output of the invertor is 0. The mains of the output of the invertor is 0. The mains of the output of the invertor is 0. The mains of the output of the invertor is 0. The mains of the output of the invertor is 0. The mains of the output of the invertor is 0. The mains of the output of the invertor is 0. The possible to in the master slave flipflop it is possible to

Switch the output of the flipflots and 1th Input information with the same clock follse It must be realized that the S input cereld be come from the output of another marker slave flipflop that was switched with the same clock pulse.

Marter flipflop also can be constructed by uning JK flip flop as well as both the SR and In flipflop as follow.




their or in is the months that the best in its

commend then have been a transfer

slave flipflop uning JK flipflop Master A SA MITTER SHOUTH Y'S TELLOW BY BY BY AND MANY

The momentary change in input signals change the State of the flipflop. This Change is called the trigger. The promition that course the change is called the triggering the flip flop. The asynchronous flip flops requires an input trigger defined by change of signal level. This cleud must be returned to its initial value (ie 0 in come of NOR flipflop and I in come of NAND flipflops before a second trigger is abplied. The clocked flipflops are triggered by the help of clock pulses. The pulses Starts form initial values 0 and go to I fafter short interval of time returns to its initial value 0.

A clock pulse may be either positive or negative. Positive clock remains at a during the intowal between pulses and goes to I during occurance of a pulse. The positive transition is define as the positive edge and the negative transition is known positive edge and the negative transition is known as the negative edge. Both pulses are given as



Negotive bulke tve edge

fig: clock pulse trauntion.


SR-FF

S|R|Q 70 change 0 (Reset) 1 (Set) 1 (rot allowed) 7 (rot allowed)

Clacked-SR.FF

Snl	Rn	Bn41
-	n !	By (nochange)
10	1	o relet
1	0	11 500
1451	h	3 (not allowed
1.29	World	Jo Frair and L. L.

the feipflots that eynchronizes the state changes during the clock pulse transition is the edge triggered flipflop. The output transition occurs at a specific level of the clock pulse when the pulse inful level exceeds this level the inputs are clocked out and flipflop is then unresponsive for the changes in inputs until the clock pulse returns 0 and another pulse occurs. Some flipflops cause a transition on the positive edge of the pulse and some cause a transition on the positive edge of the pulse and some cause a transition on the positive edge of the pulse and some cause a transition on the negative edge of the pulse and pulse and are known as the positive and regative edge triggered flipflop is as follow circuit for edge triggered flipflop is as follow



12

Som As we know that the full adder produce Sum and carry. Also from the truth table of the touth full adder we can obtain the sum and carry along with the function for the circuit in the form of sum of minterny

D)	for	(WW	3	c
a	16	C	Sum	carry
0	0	0	0	O TAIDLEIKING TO
0	0	1	1	O My Trade a street Fra Street
0		0-	1	O. U.S.
5 0	1.1	1	0	Here S(x,y,2)=\(\frac{1}{2}\)(1,2,4,7)
1	10	0	1.	0 50,8,2) = (2 513)
1 1	0	- 1 -	Cit	$c(x,y,z) = \overline{z}(3,5,6,7)$
10	1-1	0	0	2017年发展发展工作工作工作工作工作
	11		$\begin{bmatrix} i \end{bmatrix}$	了。在1980年中的第二个公司,在1980年的第二个公司。
1,5	7.5	3	ならった	

Since here are 8 minterns and so we need 3 to 8 line decoder os follow.




fig: Full adder circuit uning decoder.


Buestion 9 replement the full subtractor uning the decoder.

He circuit generates two orthuts differenced) and borrow (b). Also the truth table for the full subtractor is given as follow and according to the full subtractor's to the functions for the circuits output dand be are as follows

oc 1	7 1	21	d	b 1
0	0	0	0	0
0	0	1	1 - 9	
0	+ (0	1	1
D .	5 L 5	1	0	1
-1	0	0	1,	0
1	0	11	0	0
$-I_0$	1	0	0	0
1	130	}		1 ' [

A)so the functions for the difference (d) and borrow (b) are as follow in terms of minterms. $\int (x,y,z) = \sum (1,2,4,7)$ $\int (x,y,z) = \sum (1,2,3,7)$

Now here are 8 minterns and hence we require the 3x8 line decorder as follows



NAND decoder lesses like this with its inverted touth table.

Hence for NAND gate decoder only one output can be close and equal to degic 'o' at any given time with all other output being high at the dogre 1.

Hence the decoder with universal NAND gete N drawn. tide of

Hipflep of applications

It Ripflop is storing element capable of storing I bit information.

A considered as the sequential circuit com either store I or Q. Also known as bistable element.

La It ocurrete two outputs true value & f complement value Q!.

At state of thip floop is they set condition for

20 State of flip flop in the clear I reset condition

It store o or I within it as long of priva

Applications u on .

It is used for derigning storing elements.

* Registers are designed by limby flip floty

* For com be considered as the boric building thock of 16 digital electronics




The process of reducing the no of flip floops in any sequential circuit is called the state reduction.

These process are concerned with the procedures for reducing the no. of States in the State temble while keeping the external input-output unchanged.

Since in flipfloops produce on States. Also a reduction in the number of states may or may not result in a reduction. In the number of flip floops.

consider an example for illustration of the state seduction procedure. %



Here we consider the input sequence 01010110100 Stenting from the initial Steate (a). Each input of 0 or 1 produces an output of 0 or 1 and courses the circuit go to the next Steate, the output sequence for the output sequence for the given input sequence as follows.

Totale (2)	a 1	61	c1	91	0	41	71	91	f	19	a
hobut	0	11	10	1	0	1	1	0	7	0	0	
1hit	0	0/0	10	0	0	1	11	0	1	0	0	1
output		1	1	1	1	1	1	1				7

we proceed to reduce the no. of state for this example we require the state teable of follow

Present	X=0	xt State) ou	that x=1
Faton,	9	, b	0	0
16	C	d	0	101
c/nu	a	9	0	101
d . "	0	1 +	0	11
) [e//]	a	15	0	11
ALF Tan	9	14	0	11
7 9	a	f.	D	1

Algorithm for stude seduction in given without proof as
Two States are said to be equivalent if,
Two States are said to be equivalent if,
for each member of the set of inputs they
for each member of the same orthat and send
give exactly the same orthat and send
The circuit either to the same state or to
the circuit either to the same state or to
the circuit state.

Altering the input output relationships.

Othering the input output relationships.

18

Applying this absortham & going through State (18) table we look for two present States that go to the same next state & having the same ordford for both input combinations.


Adding the State

[Bexut state]	Next	state	orthut		
process, steel	0=0	DC=1	X=0	\ X=1	
0	all	Ь	0	0	
	C	- d	D	0	
1 10 10 10 11	and	d	.0	0	
1.	0	f	0	T	
Tork of and	0 1	f -	0	沙土	
1 4 1	0	4	D	1	
	· 1 · 1 · 1		1 1	-	

Reduced table

Present]	Nexts	teste	Dut	
State	J=0	20=1	20 -€) oce
1 10 Atlanta	- a	Ъ	0	0
by by	\ C	d	0	600
C	q	d	0	a
In d	6	9	0	1
6	\ à	d	0	

Now the diagram can be represented as follow-




And House		有	
The state of the s	. Jale as	follow	
we can represent	que stare	111012	0 9
We cam object	11 10 ld le 1	9960	7
18tate 1 a	2 10 11	1010	9
input 0	1 0 1	1000	0/0
- Ibt of	000011		
(010 M)			as d

Here the States forms seven to five is reduced and hence you circuit courists of few claser number of the flip flops hang Similar functionality.

by During pain III


Mod 6. Synchronous counter!




etc etc conten Also for mods, mod, 10, mod 12

The synchronous counters are considered as the eligh sheed counters in comparising to the counters all the flip floks are Clocked Simultaneously. Also we know that Counter heuring n flipflop is able to count 2n States. Means if we use "2, 8, 4, 5 . then the counter is able to count 11, 8, 16 32 States depending upon the value of n. Some time we want to count up to derived court say 5, 6, 10 and which u not equal to 4, 8, 16, 32 etc. but in between of there. 95 we required to count upto 5 states or 6. States instead of 8 in 3 bit counter then the reset of the states are to be Skipped and annies is to get reset. Consider the following truth table for of a suitable that the officer in 3 bit counter.

the set of and control of the grantes of the first fill



Here counter coith 6 states is called mod 6 counters. Mod 6 counts from 000 to 10] and as soon as the court 110 appears the Counter should be reset to 000



Syn counter using T-flipflop

Procedure for synchronous counter denin

* Find the number of flip flops required. to write the court sequence in tabulen form ie

write you derived author

According to the modern excitation table of ff Simplify kneep of derign the circuit uning 22 flipflops & other gentes according to the Simplified


expression.

SR- PIA fleets

This is the south flip from houng two inputs of (Set) & R beset) and two outputs or & 81.

S-SR-QI R-PF QI


The circuit draggerm of SR- ff com be made by the help of latch and two NAND getes as shown below



The output of this circuit at a particular time will depend upon the two inputs S &R also the state of the latch (Q =0 & Q=1)

There way be following four cases


Ist care (a) S=0 R=1 & 8=0



Here when s=0 of of ors is I of when R is I

the of of ore is 0 stace B=0, therefore both
imputs of C12 are (0,0) which makes B'=1. Now
both imputs of crete or are (II) which makes


B=0, Hence the conclusion can be given as
outputs B=0 & B'=1 ie the of is reset state




Since Q=1 therefore both inputs of gate G_{12} are (0,1) which makes Q=1, now both inputs of gode G_{1} becomes G_{11} which meases Q=0, therefore in this case there is change in previous output. Again Due to change in previous O(P) the input of gode G_{12} are (0,0) which makes Q=1 and inputs of G_{11} are (0,1) which meases Q=0. This is the stable state, the state of reset. Hence when S=0 Q=1 the output is always o (reset).

CONC II (a) S=1, R=0, B=0

Since B=0 and both inputs of G_{12} are (1,0) which make $B_{1}=1$. Now both inputs of G_{12} are (1,0) which makes $B_{1}=1$. Now both inputs of G_{11} are (1,0) which makes $B_{1}=1$. There fore there is change in previous output. Again due to change in previous output the input of G_{12} are (1,1) which make the output $B_{1}=0$ of inputs of G_{11} are (0,0) which makes $G_{11}=0$ if inputs of $G_{12}=0$ to the state them go output $G_{11}=0$ is the output is set State.






91 this case both inputs of crake Or2 are (1.1) and have Q'=0 and inputs of Or, are (0.0) and house Q=1. This is the Set State: Hence when S=1 of R=0 the output is always Set.

(a) S=0, R=0 Q=0

When S=0 the off con = 1 & when R=0 operation of Since Q=0 and hence both inputs of con ene (0,1) and oil of con ie Q!=1. Now both inputs of con are (1,1) that makes Q=0 Hence there is no change in the previous output!


(b) 8=0, R=0, B=1



Here is also no change in the previous output thence when \$=0 R=0 there is no change in the previous outputs.

Clocked SR Flip flop

If we add a clock input to SR flip flop. The then it becomes the clocked SR flip flop. The diagram can be shown as follows-



91 this circuit if a clock pulse is present (CIK=1) its operation is exactly the same as SR flipflop. On the other hand, the clock pulse (CIK=0) the output of the Grates Gr3 & Gr4 are I trestructive of the values of S or R. In this case if B=1 it will remain I and if B=0 it will remain O. Hence when CIK=0, present where it responds to the inputs S and R only when the clock is present (ie CIK=1)

The truth teable of clocked SR flip flop can be shown as follows when clk=1

9whut	3. 1	outputs
Sn 1	Rn	Buti
0	0	an nochey
0	1	O Reset
11	0	1 set
1 1	100	1? Cnotalla