

Unit-7

Computer Arithmetic:

in this chapter Hardware Implementation are not imp in this chapter. Algorithms and questions/numericals are important

① Addition and Subtraction with Signed Magnitude Data:-

When the signed numbers are added or subtracted, then there are eight different conditions to consider, depending on the sign of the numbers and the operation performed. These conditions are listed in the first column of table below. The other columns in the table show the actual operation to be performed with the magnitude of the numbers. The last column should be positive. (i.e. When two equal numbers are subtracted the result should be +0 not -0).

Operation	Add Magnitudes	Subtract Magnitudes		
		When $A > B$	When $A < B$	When $A = B$
$(+A) + (+B)$	$+(A+B)$			
$(+A) + (-B)$		$+(A-B)$	$-(B-A)$	$+(A-B)$
$(-A) + (+B)$		$-(A-B)$	$+(B-A)$	$+(A-B)$
$(-A) + (-B)$	$-(A+B)$			
$(+A) - (+B)$		$+(A-B)$	$-(B-A)$	$+(A-B)$
$(+A) - (-B)$	$+(A+B)$			
$(-A) - (+B)$	$-(A+B)$			
$(-A) - (-B)$		$-(A-B)$	$+(B-A)$	$+(A-B)$

Table: Addition and Subtraction of Signed Magnitude Numbers.

Hardware Implementation:




Fig. Hardware for signed-magnitude addition and subtraction.

⊗. Hardware Algorithm / Flowchart:-




fig. flowchart for add and subtract operations.


⊗. Addition and Subtraction with Signed 2's Complement Data:-

The leftmost bit of a binary number represents the sign bit: 0 for positive and 1 for negative. If the sign bit is 1, the entire number is represented in 2's complement form. Thus, +33 is represented as 00100001 and -33 as 11011111. Note that 11011111 is the 2's complement of 00100001, and vice versa.

A carry-out of the sign-bit position is discarded during the addition of two numbers. The subtraction consists of first taking the 2's complement of the subtrahend and then adding it to the minuend.

Hardware Implementation:

- Register configuration is same as in signed-magnitude representation except sign bits are not separated. The leftmost bits in AC and BR represent sign bits.
- Sign bits are added and subtracted together with the other bits in complementer and parallel adder. The overflow flip-flop V is set to 1 if there is an overflow.
- Output carry in this case is discarded.



Algorithm :




fig. Algorithm for adding and subtracting numbers in signed -2's complement representation.

⊗ Booth Multiplication Algorithm: [VImp] ✓

Booth algorithm gives a procedure for multiplying binary integers in signed 2's complement notation.

Hardware Implementation:-




fig. Hardware for Booth Algorithm:

- Here, sign bits are not separated.
- Registers A, B and Q are renamed to AC, BR and QR.
- Extra flip-flop Q_{n+1} is appended to QR which stores almost lost right shifted bit of the multiplier.
- Pair $Q_n Q_{n+1}$ inspect double bits of the multiplier.

Algorithm/Flowchart




fig. Booth algorithm for multiplication of signed -2's complement numbers.

Example/Numerical Question:- (V. Imp)

* Multiply $(-27) \times (+13)$ using Booth multiplication algorithm.

Solution:

Multiplicand (BR) $+27 = 011011$

Now,

$\overline{BR} = 100100$

$\overline{BR} + 1 = 100101$

Multiplier (QR) = $+13 = 01101$

for understanding only skip this

binary of 27 additional 1-bit

everytime we add 0 as one additional bit

binary of 13 additional one bit

Note: Before solving question remember that:

Q_n = LSB of multiplier in QR register.

Conditions: If $Q_n Q_{n+1} = 10$, then subtract BR and do ashr.

If $Q_n Q_{n+1} = 01$, then add $\overline{BR} + 1$ and do ashr

If $Q_n Q_{n+1} = 11$, simply do ashr

And sequence counter (SC) is decremented by 1 in each step.

10
condition

Q_n	Q_{n+1}	Comment (Operation)	AC	QR	Q_{n+1}	SC
1	0	Initialization	000000	01101	0	5
		Subtract BR	011011			
		ashr (AC & QR)	011011 001101	10110	1	4
0	1	Add $\overline{BR}+1$	001101 100101			
		ashr (AC & QR)	110010 111001	01011	0	3
1	0	Subtract BR	111001 011011			
		ashr (AC & QR)	001010	00101	1	2
1	1	ashr (AC & QR)	000101	00010	1	1
0	1	Add $\overline{BR}+1$	000101 100101			
		ashr (AC & QR)	101010 110101	00001	0	0

no. of bits in QR, AC contain (no. of bits in QR+1) bits

Sequence counter decremented by one

Hence, Result = AC & QR
 i.e. 110101 00001

Since sign bit is 1, So, the result will be negative.

The 2's complement of 11010100001 is 00101011110

$$\begin{aligned}
 \therefore \text{Result} &= -(2^8 + 2^6 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0) \\
 &= -(256 + 64 + 32 + 8 + 4 + 2 + 1) \\
 &= -357 \text{ Ans:-}
 \end{aligned}$$

00101011110
 + 1
 00101011111

Left side wala 1 harko place exchange power of 2 ma karwaino

* Division Algorithm: [V. Imp] ✓

This algorithm provides a quotient and remainder, when we divide two numbers. While implementing division in digital systems, we adopt slightly different approach. Instead of shifting divisor right, the dividend is shifted left. Hardware implementation is similar to multiplication (but not booth) as below:





fig. Hardware for division/(as well as multiplication) operation.

1) Restoring Division Algorithm:- ✓

Hardware Implementation:




→ for unsigned integer

→ to store no. of bits in dividend

Hardware implementation of division algorithm consist of B register contains divisor, Q register contains dividend and A register is initially kept zero, and this is the register whose value is restored during iteration due to which this is named as restoring. It consist of a sequence counter(SC) and a complementer and parallel adder also to check if $A < B$ or $A > B$ or $A = B$ and to perform addition operation between A register and B register.

Flowchart:



Quotient is in Q
& Remainder is in A

Example: Divide 11 by 3 using restoring division algorithm OR division of unsigned integer method, by restoring.

Solution: dividend = Q = 11 = 1011 (In binary) of n-bit
& divisor = B = 3 = 0011 (In binary) of n+1-bit

$\leftarrow n+2 \text{ bit}$ B	Action/operation	$\leftarrow n+1 \text{ bit}$ A	$\leftarrow n-1 \text{ bit}$ Q	SC
$= 00011$ 00011	Initialization	00000	1011	4
is replace? by 0	Shift left A, Q	00001	011?	
Since MSB of A is 1	$A \leftarrow A - B$	11110	011?	
	$Q[0] \leftarrow 0$ Restore A	00001	0110	3
	Shift left A, Q	00010	110?	
	$A \leftarrow A - B$	11111	110?	
	$Q[0] \leftarrow 0$ Restore A	00010	1100	2
Since MSB of A is 0	Shift left A, Q	00101	100?	
No restore.	$A \leftarrow A - B$	00010	100?	
replace? by 1	$Q[0] \leftarrow 1$	00010	1001	1
	Shift left A, Q	00101	001?	
	$A \leftarrow A - B$	00010	001?	
	$Q[0] \leftarrow 1$	00010	0011	0

Hence, Quotient = $Q = 0011 = 3$

& Remainder = $A = 00010 = 2$.


for unsigned integer

2) Non-Restoring division algorithm:

It is the improved version of restoring division algorithm. It provides quotient and remainder when we divide two numbers.

Hardware Implementation: Hardware implementation is exactly same to that of restoring division algorithm. So no need to draw and discuss it again.

Flowchart:-



Quotient is in
& Remainder is in A.

Example: Divide 11 by 3 by using non-restoring division algorithm.

Solution:

dividend = $Q = 11 = 1011$

& divisor = $B = 3 = 00011$

B $= 00011$	Action/ operation	A	Q	SC
00011	Initialization	00000	1011	4
	Shift left A, Q	00001	011?	
	$A \leftarrow A - B$	11110	011?	
	$Q[0] \leftarrow 0$	11110	0110	3
	Shift left A, Q	11100	110?	
	$A \leftarrow A + B$	11111	110?	
	$Q[0] \leftarrow 0$	11111	1100	2
	Shift left A, Q	11111	100?	
	$A \leftarrow A + B$	00010	100?	
	$Q[0] \leftarrow 1$	00010	1001	1
	Shift left A, Q	00101	001?	
	$A \leftarrow A - B$	00010	001?	
	$Q[0] \leftarrow 1$	00010	0011	0

add 1st
excess bit aur
msb ke excess
bit ko remove
karna

Hence,

Quotient = $Q = 0011 = 3$

& Remainder = $A = 00010 = 2$

Since here the sign bit is zero
So, we are directly terminating.
But instead if it was 1 then
we perform $A \leftarrow A + B$ then
we terminate

Imp Q. What is overflow? Explain overflow detection process with signed and unsigned number addition with suitable example.

Ans:- When two numbers of n -digits are added and the sum occupies $n+1$ digits, we say that an overflow has occurred. A result that contains $n+1$ bits can't be accommodated in a register with standard length of n -bits. For this reason many computers detect the occurrence of an overflow setting corresponding flip-flop.

An overflow may occur if two numbers added are both positive or both negative. For eg, Two signed binary no. +70 & +80 are stored in two 8-bit registers.

	Carries: 0 1
+70	0 1000110
+80	0 1010000
<u>+150</u>	<u>1 0010110</u>

	Carries: 1 0
-70	1 0111010
-80	1 0110000
<u>-150</u>	<u>0 1101010</u>

Since the sum of 150 exceeds the capacity of the register. (Since 8-bit register can store values ranging from +127 to -128), hence the overflow.

Overflow Detection → An overflow condition can be detected by observing two carry into the sign bit position and carry out of the sign bit position.

Example: Above 8-bit register, if we take the carry out of the sign bit position as a sign, bit of the result 9-bit answer so obtained will be correct. Since answer can not be accommodated within 8-bits we say that an overflow occurred.

If these two carries are equal \Rightarrow no overflow

If these two carries are not same \Rightarrow Overflow condition.

If two carries are applied to an exclusive-OR gate, an overflow will be detected when output of the gate is equal to 1.