Pipelining:-

Parallel Processing: Parallel processing is a ferm used to denote a large class of fechniques that are used to provide simultaneous data-processing tasks for the purpose of increasing computational speed of a computer system. Instead of processing a single instruction at a time, parallel processing system is able to process multiple instructions at a time. The purpose of parallel processing is to speed up the computer processing capability and increase its throughput (i.e., the amount of processing of hardware increases with parallel processing so, the cost of system increases.




fig. Concept of parallel processing

In the above figure we can see that the data stored on the processor registers is being sent to seperate devices based on operation to be performed on data. If the data movide processor register is requesting for arethmetric operation, then the data will be sent to arethmetric unit. Similarly if it is requesting for logical operation, then the data will be sent to logic Unit. Now, in the same dime, both arethmetric operations and logical operations are executing in parallel. This is called parallel processing.

Instruction stream - The sequence of instructions read from

memony es celled an anstruction stream.

- the processor is called as data stream.
- The computers are classified into 4 types based on the Instruction stream and Data stream. They are called as the Flynn's Classification of computers.

Flynn's Classification of Computers:

Plynn's classification devides computer into four major groups as follows:

Single instruction stream, single data stream (SISD) single instruction stream, multiple data stream (SIMD) Multiple instruction stream, single data stream (MISD). Multiple instruction stream, multiple data stream (MISD).


containing a control with, a processor unit, and a memory unit.

Instructions are executed sequentially and the system may or processing in this case may be achieved by means of multiple in STMD. STMD.

many processing units under the supervision of a common the control unit. All processors receive the same protruction from the control unit but operate on different alems of data.

miss > Miss structure 48 only of theoretical interest 88nce organization, has been constructed using thes

MIMD -> MIMD organization refers to a computer system capable multi-processor and multi-computer systems can be classified



R. Pepelining: Pepelining 48 a technique of decomposing a sequential process ento suboperations, with each subprocess being executed en a special dedicated segment that operates simultaneously withall other segments. The overlapping of computation is made possible by a ssociating a register with each segment in the pipeline. The registers provide usolation between each segment so that each can operate on distinct data simultaneously.

Consider the operation: Result = (A+B) *C

> First the A and B values are fetched which is "Fetch Operation".

The result of the Fetch operations is given as input to the Addition operation, which is "Anthmetic operation."

The result of the Arithmetic operation is again is multiplied to data operand C which is fetched from memory which is another "Arithmetic operation".


The this process we are using up-to 5 pepelines which are:

- Fetch operation (A), fetch operation (B)

- Felche operation (3).

> Addition of (AGB)


→ Fetch operation (C) → Multiplication of ((A+B), C) → Load ((A+B)*C), Result);



	4.000			10	Segment 3.
Clock Pulse	lock Pulse Segment 1			ent 2	JEGINON RE
Number	R ₁	Ro	R ₃ U	R4	
1	A	B ₁	-		
2	A ₂	B ₂	As *Bs	G	
3	A ₃		A_2*B_2	C2	A1*B1+G
4	A ₄	β ₃	A3 * B3	C3	A2*B2+C2
5		B4- B5			A3*B3+C3
. 6	As A6	Be	A4*B4 A-XB	C4	A4*B4+G
7	A ₇	B ₇	A5 * B5 A6 * B6	Co	A5*B5+G
8			A= * B=	CE	A. × P. + C.
9					A6 * B6+C6
		20	n		177 B7 C7

Table: Content of Registers in pipeline example.

The diagram that shows the segment utilization as a function of time is called space-time diagram. The behaviour of a pipeline can be illustrated with space-time diagram. Let we take four-segment pipeline which is as below;—lock



tig. four-segment procline

Now the space-time diagram for this four-segmented properine well be as below; (Let 6-tasks are being executed).

	and the same of	1						_		
1	Segment Lies	1	2	3	4	5	6	7	8	9
	1	T1	T2	Tz	T4	Ts	To			
	2	The s	T1	T2	Tz	T4	Ts	T6		
	3	16	4.	172	T2	Tz	T4	Ts	TG	
	4		1 4	1	T1	T2	Tz	T4	Ts	Te

fig. Space-diagram for populine

Letsegnertsk tosks=n Then, clock cycles = k+(n-1)

clock cycles = 4+(6-1)

3. Speedup Equation: Consider, there are k-segment pipeline, with a clock cycle time to execute n tasks. The first task To requires a time equal to ktp to complete its operation since there are k segments. The remaining n-1 tasks emerge at the rate of one task per clock cycle and they well be completed after (n-1) to. Therefore to complete n-tasks using a. k-segment proeline requires k+(n-1) dock cycles. For example. To complete 6 tasks using a 4 segment timeline requires 4+(6-1) = 9 clock cycles.

The speedup of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio:

As the number of tasks encreases, n becomes much larger than k-1, and k+n-1 approaches the value of n. Under this condition the speedup becomes $S=\frac{t_n}{L}$

If we assume that the time it takes to process a task is the same in the pipeline and nonpipeline circuits, we will have $t_n = k \cdot t_p$. Including this assumption, the speedup reduces to, $S = \frac{k + b}{t} = k$.

D. Instruction Level Proeling: (Instruction Pepeline) The instruction pipeline execution will be like queue execution (is FIFO lechnique). Therefore when an instruction is first coming, the instruction well be placed in queve and will be eg executed on the system. Finally result will be passing onto the next instruction on queue. The instruction apple is as below:

- Fetch the Instruction from the memory.

- Decode the enstruction.


- calculate the effective address.

- Petch the operands from the memory.

- Frecule the instruction.

- I store the result in proper place.

(3) Example: Four-Segment Instruction Pepelene: Assume that the decoding of the instruction our bes combined with the calculation of the effective address into one segment. Assume further that most of the enstructions place the result, Into a processor register so that the anstruction execution and Storing of the result can be combined into one segment. This



The different instruction cycles are:-FI -> It 98 a segment that fetchesan instruction. DA -> It is a segment that decodes instruction and identifies effective address. FO > It 98 a segment that fetches the operand.

EX-> It 18 a segment that executes the instruction with the operand.

art -					-	_	13.4	JAC 1 ES	1010 100	eric (fin)	100000	(1)	The Parket
Step:	1	2	3	4	5	6	7	8	9	10	11	12	13
Instruction: 1	£1	DΑ	FO	EX		7	100	. Land	M. A.	- 1	7		
2	-	ti	DA	FO	£X			7	7		1	1-	7173
(Brounds) _3	-		F1	:DA	FO	EΧ					1	1.7	
4				FI	1	_	FI	DA	PO	£Χ			4. 1. 1.
5		1			1	_	-		DΑ		EΧ		+ **
6		4		I.			1. 1		Ė1	DΑ	FO	EX	1
7			Ť	`}					ß	FI	DA	FO	EX
							_	_			* Y	A STATE	

fig. Trong of instruction proeline.

Prelining Conflects:There are three major difficulties that cause the instruction
pipeline to deviate from its normal operation.

Resource conflicts - There conflicts are caused by access to memory by two segments at the same time. Most of these conflicts can be resolved by using seperate instruction and data memories.

Data dependency conflicts - These conflicts arise when an instruction depends on the result of previous instruction, but this result is not available yet. The data dependency conflicts can be solved by using following methods.

@ Hardware interlocks > An interlock is a circuit that defects instructions whose source operands are destination of instructions farther up in the pipeline. Defection of this situation causes the instruction whose source is not available to be delayed by enough clock cycles to resolve the conflict. This approach maintains the program sequence by using hardware to insert the required delay.

(B) Operand Forewarding -> This is another technique that uses special hardware to detect a conflict and avoid the conflict path by using a special path to foreward the values between the reading segments

Special path to foreward the values between the popular segments.

(C) Delayed, Load > It delays the execution starting of the instruction such that all the data that is needed for the instruction on be successfully updated before execution.

989) Branch Conflicts > These difficulties arise from branch and other enstructions that change the value of PC. The following are the solutions for solving the branch conflicts that are obtained on the pipelining concept.

@ Pre-fetch target instruction: In this the branch instructions which are to be executed are pre-fetched to detect if any errors are present in the branch before execution.

Branch target buffer: It is the associative memory implementation of the branch conditions.

Copbuffer: It is a very high memory device, whenever a loop is executed in the computer. The complete doop will be transferred into the loop buffer memory and will be executed as in the cache memory.

DBranch prediction: In this before a branch 18 to be executed, the instructions along with the error checking conditions are checked. Therefore we will no be going into any unnecessary branch toops.

Delayed Brach: The delayed branch concept is same as the delayed cload process on which we are delaying the execution of a branch process, before all the data is fetched by the system for beginning the CPU.

3. Vector Processing:

There is a class of computational problems that are beyond the capabilities of a conventional computer. These problems are characterized by the fact that they conventional computer a number of computations that well take a In many science and engineering applications, the problems themselves to vector processing.

def Nector processing is the process of using vectors to stone a large number of variables for high-intensity data processing like weather forecasting, GITS data etc. It is processing of sequences of data in a uniform manner with a common occurance in manipulation of matrices or other arrays of data. The elements of those matrices are vectors.

Application areas of vector processing:

1) hong-range weather forecasting.

11) Petroleum explorations.

11) Seismic data analysis

12) Medical diagnosis

12) Aerodynamics and space flight simulations

13) Artifical intelligence and expert systems.

13) Image Processing.

@ Vector Operations:

Many scientific problems require arithmetic operations on large arrays of numbers. These numbers are usually formulated as vectors and motrices of floating-point numbers. A vector-is an ordered set of a one-dimensional array floating of data items. A vector V of length varpha varpha vector <math>varpha varpha varpha varpha varpha varpha vector if <math>varpha varpha varp

Single computations on vectors must be broken down into V is written as V(I) and the index I refers to a memory address or register where the number is stored. Consider the following Portran DO loop:

DO 20 I = 1,100

This is a program for adding two vectors A and B of length 100 to produce a vector C.

A computer capable of vector processing eliminates the overhead accorded with the time at takes to fetch and execute the instructions in the program loop. It allows operations to be specified with a single vector instruction of the form: C(1:100) = A(1:100) + B(1:100)

operands, the length of the vectors, and the operation to be performed, all in one composite instruction.

@. Matrix Multiplication:

Matrix multiplication res one of the most computational intensive operations performed in computers with vector processors. The multiplication of two nxn matrix consists of nº annor products or n³ multiply -add operations. A nxm matrix constitutes a set of n row vectors or a set of m column vectors. Consider, for example, the multiplication of two

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{bmatrix} \times \begin{bmatrix} b_{11} & b_{12} & b_{13} \\ b_{21} & b_{22} & b_{23} \\ b_{31} & b_{32} & b_{33} \end{bmatrix} = \begin{bmatrix} c_{11} & c_{12} & c_{13} \\ c_{21} & c_{22} & c_{23} \\ c_{31} & c_{32} & c_{33} \end{bmatrix}$$

The product matrix C +8 a 3x3 matrix whose elements are related to the elements of A and B by inner product:

Cop = Zapkxbij.

For example, the number on the first now and first column of matrix C 18 calculated by delting 1=1, 9=1, to obtain C11 = a11b1+ a12b21+ a13b31

	Operation code	Bose address Source 1	Base address Source 2	Base address destination	Vector
_	fig. Instruc	tion formal.	for vector pri	cessor	rerigin.