


وَقُلْ اعْمَلُوا فَسَيَرَى اللَّهُ عَمَلَكُمْ وَرَسُولُهُ وَالْمُؤْمِنُونَ^{كَلَّا} وَسَتُرَدُّونَ
إِلَى عَالِمِ الْغَيْبِ وَالشَّهادَةِ فَيُنَبَّئُكُمْ بِمَا كُنْتُمْ تَعْمَلُونَ

PROJECT **SPI protocol**

Prepared By:

Nour Elawadly

- The Serial Peripheral Interface (SPI) is a high-speed, full-duplex communication protocol widely used for short-distance data exchange between microcontrollers and peripheral devices such as sensors, memory chips, and display modules. This project focuses on the design and implementation of an SPI-based system, aiming to achieve efficient, reliable, and synchronized data transfer.



RAM Design

```
● ● ●  
1 module spi_sram (clk,rst_n,din,rx_valid,dout,tx_valid);  
2 parameter MEM_DEPTH = 256;  
3 parameter ADDR_SIZE = 8;  
4 input clk,rst_n,rx_valid;  
5 input [9:0] din;  
6 output reg [7:0] dout;  
7 output reg tx_valid;  
8  
9 //internal  
10 reg [7:0] mem [MEM_DEPTH-1:0];  
11 //internal adress  
12 reg [ADDR_SIZE-1:0] wr_addr,rd_addr;  
13 //  
14 always @ (posedge clk) begin  
15     if (!rst_n) begin  
16         dout <= 8'b0;  
17         tx_valid <= 1'b0;  
18         wr_addr <= 0;  
19         rd_addr <= 0;  
20     end  
21     else begin  
22         tx_valid = (din[9] & din[8] & rx_valid)? 1'b1 : 1'b0;  
23  
24         if (rx_valid) begin  
25             case (din[9:8])  
26                 2'b00 : wr_addr <= din[7:0];  
27                 2'b01 : mem[wr_addr] <= din[7:0];  
28                 2'b10 : rd_addr <= din[7:0];  
29                 2'b11 : dout <= mem[rd_addr];  
30             endcase  
31         end  
32     end  
33 end  
34 end  
35  
36 endmodule //spi_sram
```

SLAVE Design



```
1 module spi_slave (clk,rst_n,SS_n,MOSI,MISO,rx_data,rx_valid,tx_data,tx_valid);
2 parameter IDLE = 3'b000;
3 parameter CHK_CMD = 3'b001;
4 parameter WRITE = 3'b010;
5 parameter READ_ADD = 3'b011;
6 parameter READ_DATA = 3'b100;
7 //
8 input clk,rst_n,SS_n;
9 input MOSI;
10 input [7:0] tx_data;
11 input tx_valid;
12 output reg MISO;
13 output reg [9:0] rx_data;
14 output reg rx_valid;
15 // encoding
16
17
18
19 //next state , current state
20 reg [2:0] ns,cs;
21 //internals
22 reg [3:0] bit_count;
23 //reg [3:0] counter_read_data;
24 reg read_ptr;
25 reg [9:0] shift_reg;
26
```

FSM Algorithm

```
● ○ ■
1 //next state logic
2 always @(*) begin
3   if (!rst_n) begin
4     ns = IDLE;
5   end
6   else begin
7     case (cs)
8       IDLE: begin
9         if (!SS_n) begin
10           ns = CHK_CMD;
11         end
12         else begin
13           ns = IDLE;
14         end
15       end
16       CHK_CMD: begin
17         if (!SS_n && !MOSI) begin
18           ns = WRITE;
19         end
20         else if (!SS_n && MOSI && !read_ptr) begin
21           ns = READ_ADD;
22         end
23         else if (!SS_n && MOSI && read_ptr) begin
24           ns = READ_DATA;
25         end
26         else begin
27           ns = IDLE;
28         end
29       end
30       WRITE: begin
31         if (SS_n) begin
32           ns = IDLE;
33         end
34         else begin
35           ns = WRITE;
36         end
37       end
38       READ_ADD: begin
39         if (SS_n) begin
40           ns = IDLE;
41         end
42         else begin
43           ns = READ_ADD;
44         end
45       end
46       READ_DATA: begin
47         if (SS_n) begin
48           ns = IDLE;
49         end
50         else begin
51           ns = READ_DATA;
52         end
53       end
54       default: ns= IDLE;
55     endcase
56   end
57 end
58
```



```
1 // state memory
2 always @(posedge clk) begin
3     if (!rst_n) begin
4         cs <= IDLE;
5     end
6     else begin
7         cs <= ns;
8     end
9 end
10
11 //output logic
12 always @(posedge clk) begin
13     if (!rst_n) begin
14         bit_count <= 4'd0;
15         //counter_read_data <= 4'd0;
16         read_ptr <= 1'b0;
17         shift_reg <= 10'b0;
18         rx_valid <= 1'b0;
19         rx_data <= 10'b0;
20         MISO <= 1'b0;
21     end
22     else begin
23         case (cs)
24             IDLE : begin
25                 rx_valid <= 0;
26                 shift_reg <= 9'b0;
27             end
28             OK_CMD : begin
29                 bit_count <= 4'd10;
30                 //counter_read_data <= 4'd10;
31             end
32             WRITE: begin
33                 if (bit_count > 0) begin
34                     shift_reg <= {shift_reg[8:0], MOSI};
35                     bit_count <= bit_count - 1;
36                 end
37                 else begin
38                     rx_data <= shift_reg;
39                     rx_valid <= 1;
40                     bit_count <= 0; // prevent underflow
41                 end
42             end
43             end
44             READ_ADD: begin
45                 if (bit_count > 0) begin
46                     shift_reg <= {shift_reg[8:0], MOSI};
47                     bit_count <= bit_count - 1;
48                 end
49                 else begin
50                     rx_data <= shift_reg;
51                     rx_valid <= 1;
52                     read_ptr <= 1; // mark address as received
53                     bit_count <= 0;
54                 end
55             end
56             end
57             READ_DATA: begin
58                 if (tx_valid) begin
59                     rx_valid <= 0;
60                     // Read Data
61                     if (bit_count == 0)
62                         read_ptr <= 0;
63                     else begin
64                         MISO <= tx_data[bit_count-1];
65                         bit_count <= bit_count - 1;
66                     end
67                 end
68                 // check to read edata
69                 else begin
70                     // Request to read data from RAM
71                     if (bit_count > 0) begin
72                         shift_reg <= {shift_reg[8:0], MOSI};
73                         bit_count <= bit_count - 1;
74                     end
75                     else begin
76                         rx_data <= shift_reg;
77                         rx_valid <= 1;
78                         bit_count <= 4'd9; // 1 extra cycle before tx_valid arrives
79                     end
80                 end
81             end
82         endcase
83     end
84 end
85
86
87 endmodule //spi_slave
```

SPI wrapper




```
1 module SPI_wrapper (MOSI,MISO,SS_n,SCK,rst_n);
2   input SCK,MOSI,SS_n,rst_n;
3   output MISO;
4   //
5   wire [9:0] rx_data;
6   wire [7:0] tx_data;
7   wire rx_valid,tx_valid;
8   //
9   spi_slave dut1(
10     .clk(SCK),
11     .rst_n(rst_n),
12     .MOSI(MOSI),
13     .SS_n(SS_n),
14     .tx_data(tx_data),
15     .tx_valid(tx_valid),
16     .rx_data(rx_data),
17     .rx_valid(rx_valid),
18     .MISO(MISO)
19   );
20
21   spi_sram dut2(
22     .clk(SCK),
23     .rst_n(rst_n),
24     .din(rx_data),
25     .rx_valid(rx_valid),
26     .dout(tx_data),
27     .tx_valid(tx_valid)
28   );
29
30 endmodule //SPI_wrapper
```


Elaborated



Synthesis



Utilization




Timing Summary

Design Timing Summary


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.261 ns	Worst Hold Slack (WHS): 0.148 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 115	Total Number of Endpoints: 115	Total Number of Endpoints: 50

All user specified timing constraints are met.


Implementation



Linting results




The screenshot shows the 'Lint Checks' interface. At the top, a toolbar includes buttons for Transcript, Message Viewer, Lint Checks, Design Metrics, Design Information, Status History, and Lint Dashboard. Below the toolbar is a search bar labeled 'Filter: Type here' and a status bar showing 'Total: 17 Selected: 0'. The main area is a table with columns: Severity, Status, Check, Alias, and Message. The table lists 17 errors, each with a severity icon (yellow circle with a black border), a status icon (green checkmark), a check name (e.g., assigns_mixed, always_signal_assign_large, comment_not_in_english), an alias, and a detailed message describing the error. For example, the first error is 'assigns_mixed' with the message: 'Signal is assigned with blocking and non-blocking assignments. Signal tx valid. Module spi_sram, File C:/my_backuprevision_Digital_dipspi_pispisram.v, Line 17 and File C:/my_b...'. The last error listed is 'multi_ports_in_single_line'.



MASTER(tb)

```
1 module master_tb (
2 );
3
4 parameter IDLE = 3'0000;
5 parameter CLK_CDR = 3'0000;
6 parameter WRITE = 3'0000;
7 parameter READ_ADD = 3'0001;
8 parameter READ_DATA = 3'1000;
9
10 reg SOC_MOSI_SS_n,MISO_n;
11 wire MISO;
12
13 // SPI wrapper my_spi();
14 // initial begin
15 //   SOC = 3'000;
16 //   forever #5 SOC = ~SOC;
17 end
18
19 reg [7:0] wr_addr, rd_addr;
20 reg [7:0] wr_data, rd_data;
21
22 initial begin
23   $readmemh("mem.dat",my_spi.dut2.mem);
24   // Test Reset Operation
25   $display ("Test Reset operation");
26   wr_n = 0;
27   (wr_n == 0) & (wr_addr == 0) & (wr_data == 0) ? $display ("Error in Reset operation") : $display ("Success");
28   end
29
30 repeat (10) begin
31   @($negedge SOC);
32   if (my_spi.dut2.cs != IDLE) || (MISO != 0) begin
33     $display ("Error in Reset operation");
34     $stop;
35   end
36   wr_n = 32;
37   // Test Write Address Operation
38   $display ("Test write Address Operation");
39   wr_n = 0;
40   (wr_n == 0) & (wr_addr == 0) & (wr_data == 0) ? $display ("Success") : $display ("Error in write Address Operation");
41   wr_n = 0;
42   repeat (10) @($negedge SOC);
43   repeat (10) begin
44     MISO = $random;
45     wr_addr = {wr_addr[4:0],MISO};
46     @($negedge SOC);
47   end
48   wr_n = 1;
49   repeat (10) @($negedge SOC);
50   if (my_spi.dut2.wr_addr != wr_addr) begin
51     $display ("Error in write Address Operation");
52     $stop;
53   end
54   @($negedge SOC);
55   // Test write Data Operation
56   $display ("Test write Data operation");
57   wr_n = 0;
58   (wr_n == 0) & (wr_data == 0) ? $display ("Success") : $display ("Error in write Data operation");
59   wr_n = 0;
60   repeat (10) @($negedge SOC);
61   repeat (10) begin
62     MISO = $random;
63     wr_data = {wr_data[4:0],MISO};
64     @($negedge SOC);
65   end
66   wr_n = 1;
67   repeat (10) @($negedge SOC);
68   if (my_spi.dut2.wrd_data != wr_data) begin
69     $display ("Error in write Data Operation");
70     $stop;
71   end
72   @($negedge SOC);
73   // Test Read Address Operation
74   $display ("Test Read Address Operation");
75   wr_n = 0;
76   (wr_n == 0) & (wr_addr == 0) ? $display ("Success") : $display ("Error in Read Address Operation");
77   wr_n = 0;
78   (wr_n == 0) & (wr_addr == 0) ? $display ("Success") : $display ("Error in Read Address Operation");
79   wr_n = 1;
80   repeat (10) @($negedge SOC);
81   MISO = 0;
82   (MISO == 0) & (wr_n == 1) ? $display ("Success") : $display ("Error in Read Address Operation");
83   wr_n = 1;
84   repeat (10) @($negedge SOC);
85   repeat (10) begin
86     MISO = $random;
87     rd_addr = {rd_addr[4:0],MISO};
88     @($negedge SOC);
89   end
90   wr_n = 1;
91   repeat (10) @($negedge SOC);
92   if (my_spi.dut2.rnd_addr != rd_addr) begin
93     $display ("Error in Read Address Operation");
94     $stop;
95   end
96   @($negedge SOC);
97   // Test Read Data Operation
98   $display ("Test Read Data Operation");
99   wr_n = 0;
100  (wr_n == 0) & (wr_addr == 0) ? $display ("Success") : $display ("Error in Read Data Operation");
101  wr_n = 0;
102  (wr_n == 0) & (wr_addr == 0) ? $display ("Success") : $display ("Error in Read Data Operation");
103  wr_n = 1;
104  repeat (10) @($negedge SOC);
105  repeat (10) begin
106    MISO = $random; // Dummy Data
107    @($negedge SOC);
108  end
109  wr_n = 1;
110  repeat (10) @($negedge SOC);
111  if (my_spi.dut2.rnd_data != MISO) begin
112    $display ("Error in Read Data Operation");
113    $stop;
114  end
115 end
116
117 endmodule
```

Simulation result



write in addr(126)

