

وَقُلْ اَعْمَلُوا فَسَيَرَى اللّٰهُ عَمَلَكُمْ وَرَسُولُهُ وَالْمُؤْمِنُونَ ^{سَجِد} وَسْتَزِدُّونَ
إِلَى عَالِمِ الْغَيْبِ وَالشَّهَادَةِ فَيُنَبِّئُكُمْ بِمَا كُنْتُمْ تَعْمَلُونَ


PROJECT

SPI protocol

Prepared By:

Nour Elawadly

- The Serial Peripheral Interface (SPI) is a high-speed, full-duplex communication protocol widely used for short-distance data exchange between microcontrollers and peripheral devices such as sensors, memory chips, and display modules. This project focuses on the design and implementation of an SPI-based system, aiming to achieve efficient, reliable, and synchronized data transfer.



RAM Design

```
1 module spi_sram (clk,rst_n,din,rx_valid,dout,tx_valid);
2   parameter MEM_DEPTH = 256;
3   parameter ADDR_SIZE = 8;
4   input clk,rst_n,rx_valid;
5   input [9:0] din;
6   output reg [7:0] dout;
7   output reg tx_valid;
8
9   //internal
10  reg [7:0] mem [MEM_DEPTH-1:0];
11  //internal address
12  reg [ADDR_SIZE-1:0] wr_addr,rd_addr;
13  //
14  always @(posedge clk) begin
15    if (!rst_n) begin
16      dout <= 8'b0;
17      tx_valid <= 1'b0;
18      wr_addr <= 0;
19      rd_addr <= 0;
20    end
21    else begin
22      tx_valid = (din[9] & din[8] & rx_valid)? 1'b1 : 1'b0;
23
24      if (rx_valid) begin
25        case (din[9:8])
26          2'b00 : wr_addr <= din[7:0];
27          2'b01 : mem[wr_addr] <= din[7:0];
28          2'b10 : rd_addr <= din[7:0];
29          2'b11 : dout <= mem[rd_addr];
30        endcase
31      end
32    end
33  end
34 end
35
36 endmodule //spi_sram
```

SLAVE Design



```
1 module spi_slave (clk,rst_n,SS_n,MOSI,MISO,rx_data,rx_valid,tx_data,tx_valid);
2 parameter IDLE = 3'b000;
3 parameter CHK_CMD = 3'b001;
4 parameter WRITE = 3'b010;
5 parameter READ_ADD = 3'b011;
6 parameter READ_DATA = 3'b100;
7 //
8 input clk,rst_n,SS_n;
9 input MOSI;
10 input [7:0] tx_data;
11 input tx_valid;
12 output reg MISO;
13 output reg [9:0] rx_data;
14 output reg rx_valid;
15 // encoding
16
17
18
19 //next state , current state
20 reg [2:0] ns,cs;
21 //internals
22 reg [3:0] bit_count;
23 //reg [3:0] counter_read_data;
24 reg read_ptr;
25 reg [9:0] shift_reg;
26
```

FSM Algorithm

```
1 //next state logic
2 always @(*) begin
3     if (!rst_n) begin
4         ns = IDLE;
5     end
6     else begin
7         case (cs)
8             IDLE: begin
9                 if (!SS_n) begin
10                     ns = CHK_CMD;
11                 end
12                 else begin
13                     ns = IDLE;
14                 end
15             end
16             CHK_CMD: begin
17                 if (!SS_n && !MOSI) begin
18                     ns = WRITE;
19                 end
20                 else if (!SS_n && MOSI && !read_ptr) begin
21                     ns = READ_ADD;
22                 end
23                 else if (!SS_n && MOSI && read_ptr) begin
24                     ns = READ_DATA;
25                 end
26                 else begin
27                     ns = IDLE;
28                 end
29             end
30             WRITE: begin
31                 if (SS_n) begin
32                     ns = IDLE;
33                 end
34                 else begin
35                     ns = WRITE;
36                 end
37             end
38             READ_ADD: begin
39                 if (SS_n) begin
40                     ns = IDLE;
41                 end
42                 else begin
43                     ns = READ_ADD;
44                 end
45             end
46             READ_DATA: begin
47                 if (SS_n) begin
48                     ns = IDLE;
49                 end
50                 else begin
51                     ns = READ_DATA;
52                 end
53             end
54             default: ns = IDLE;
55         endcase
56     end
57 end
58
```

```



1  // state memory
2  always @(posedge clk) begin
3      if (!rst_n) begin
4          cs <= IDLE;
5      end
6      else begin
7          cs <= ns;
8      end
9  end
10
11 //output logic
12 always @(posedge clk) begin
13     if (!rst_n) begin
14         bit_count <= 4'd0;
15         //counter_read_data <= 4'd0;
16         read_ptr <= 1'b0;
17         shift_reg <= 10'b0;
18         rx_valid <= 1'b0;
19         rx_data <= 10'b0;
20         MISO <= 1'b0;
21     end
22     else begin
23         case (cs)
24             IDLE : begin
25                 rx_valid <= 0;
26                 shift_reg <= 9'b0;
27             end
28             CHK_CMD : begin
29                 bit_count <= 4'd10;
30                 //counter_read_data <= 4'd10;
31             end
32             WRITE: begin
33                 if (bit_count > 0) begin
34                     shift_reg <= (shift_reg[8:0], MOSI);
35                     bit_count <= bit_count - 1;
36                 end
37                 else begin
38                     rx_data <= shift_reg;
39                     rx_valid <= 1;
40                     bit_count <= 0; // prevent underflow
41                 end
42             end
43             READ_ADD: begin
44                 if (bit_count > 0) begin
45                     shift_reg <= (shift_reg[8:0], MOSI);
46                     bit_count <= bit_count - 1;
47                 end
48                 else begin
49                     rx_data <= shift_reg;
50                     rx_valid <= 1;
51                     read_ptr <= 1; // mark address as received
52                     bit_count <= 0;
53                 end
54             end
55             READ_DATA: begin
56                 if (tx_valid) begin
57                     rx_valid <= 0;
58                     // Read Data
59                     if (bit_count == 0)
60                         read_ptr <= 0;
61                     else begin
62                         MISO <= tx_data[bit_count-1];
63                         bit_count <= bit_count - 1;
64                     end
65                 end
66                 // check to read edata
67             end
68             else begin
69                 // Request to read data from RAM
70                 if (bit_count > 0) begin
71                     shift_reg <= (shift_reg[8:0], MOSI);
72                     bit_count <= bit_count - 1;
73                 end
74                 else begin
75                     rx_data <= shift_reg;
76                     rx_valid <= 1;
77                     bit_count <= 4'd9; // 1 extra cycle before tx_valid arrives
78                 end
79             end
80         endcase
81     end
82 end
83 endmodule //spi_slave

```


SPI wrapper

```
1  module SPI_wrapper (MOSI,MISO,SS_n,SCK,rst_n);
2  input  SCK,MOSI,SS_n,rst_n;
3  output MISO;
4  //
5  wire [9:0] rx_data;
6  wire [7:0] tx_data;
7  wire rx_valid,tx_valid;
8  //
9  spi_slave dut1(
10     .clk(SCK),
11     .rst_n(rst_n),
12     .MOSI(MOSI),
13     .SS_n(SS_n),
14     .tx_data(tx_data),
15     .tx_valid(tx_valid),
16     .rx_data(rx_data),
17     .rx_valid(rx_valid),
18     .MISO(MISO)
19 );
20
21 spi_sram dut2(
22     .clk(SCK),
23     .rst_n(rst_n),
24     .din(rx_data),
25     .rx_valid(rx_valid),
26     .dout(tx_data),
27     .tx_valid(tx_valid)
28 );
29
30 endmodule //SPI_wrapper
```

Elaborated



Synthesis



Utilization

Utilization							
Hierarchy							
Name	Slice LUTs (10400)	Slice Registers (20800)	F7 Muxes (16300)	Block RAM Tile (25)	Bonded IOB (106)	BUFGCTRL (32)	
▼ N SPI_wrapper	28	47	1	0.5	5	1	
❏ dut1 (spi_slave)	26	30	0	0	0	0	
❏ dut2 (spi_sram)	2	17	1	0.5	0	0	

Hierarchy

Summary

▼ Slice Logic

▼ Slice LUTs (<1%)

LUT as Logic (<1%)

▼ Slice Registers (<1%)

Register as Flip Flop (<1%)

F7 Muxes (<1%)

▼ Memory

▼ Block RAM Tile (2%)

▼ RAMB18 (2%)

RAMB18E1 only

▼ DSP

▼ IO and GT Specific

▼ Bonded IOB (5%)

IOB Slave Pads

IOB Master Pads

▼ Clocking

BUFGCTRL (3%)

Specific Feature

Primitives

Black Boxes

Instantiated Netlists


Timing Summary

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.261 ns	Worst Hold Slack (WHS): 0.148 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 115	Total Number of Endpoints: 115	Total Number of Endpoints: 50

All user specified timing constraints are met.

Implementation



The screenshot displays the Design Metrics tool interface. On the left, a large blue box shows the **Quality Score: 100.0%**. On the right, a chart titled **Design Readiness** shows four categories, all at 100.0% completion:


Category	Progress
Nomenclature Style	100.0%
Rtd Design Style	100.0%
Simulation	100.0%
Implementation	100.0%

The bottom of the interface features a navigation bar with tabs: Transcript, Message Viewer, List Checks, Design Metrics (selected), Design Information, Status History, and List Dashboard. The bottom right corner shows the text "...wrapper.v [SPI_wrapper]" in the status bar.

MASTER(tb)

```
1 module master_tb (  
2  
3 );  
4 parameter DSIZE = 1'0000;  
5 parameter CW_CMD = 1'0001;  
6 parameter WRITE = 1'0010;  
7 parameter READ_CMD = 1'0011;  
8 parameter READ_DATA = 1'1000;  
9  
10 reg SCK_M012, SA_n, rsk_n;  
11 wire M012;  
12  
13 //  
14 SPI_wrapper my_spi(*);  
15 //  
16 initial begin  
17     SCK = 1'00;  
18     forever #1 SCK = ~SCK;  
19 end  
20 //  
21 reg [7:0] wr_addr, rd_addr;  
22 reg [7:0] wr_data, rd_data;  
23  
24 initial begin  
25     $readmemh ("mem.dat", my_spi.dat2.mem);  
26     // Test Reset Operation  
27     $display ("Test Reset Operation");  
28     rsk_n = 0;  
29     (wr_addr, rd_addr, wr_data, rd_data) = 0;  
30     repeat (5) begin  
31         @(negedge SCK);  
32         if ((my_spi.dat2.cs != DSIZE) && (M012 != 0)) begin  
33             $display ("Error in Reset Operation");  
34             $stop;  
35         end  
36     end  
37     rsk_n = 1;  
38     // Test Write Address Operation  
39     $display ("Test write Address Operation");  
40     SA_n = 0;  
41     @(negedge SCK);  
42     M012 = 0;  
43     repeat (10) @(negedge SCK);  
44     repeat (10) begin  
45         M012 = $random;  
46         wr_addr = {wr_addr[4:0], M012};  
47     end  
48     end  
49     SA_n = 1;  
50     repeat (20) @(negedge SCK);  
51     if (my_spi.dat2.wr_addr != wr_addr) begin  
52         $display ("Error in Write Address Operation");  
53         $stop;  
54     end  
55     @(negedge SCK);  
56     // Test Write Data Operation  
57     $display ("Test write Data Operation");  
58     SA_n = 0;  
59     @(negedge SCK);  
60     M012 = 0;  
61     repeat (20) @(negedge SCK);  
62     M012 = 1;  
63     @(negedge SCK);  
64     repeat (10) begin  
65         M012 = $random;  
66         wr_data = {wr_data[4:0], M012};  
67     end  
68     end  
69     SA_n = 1;  
70     repeat (20) @(negedge SCK);  
71     if (my_spi.dat2.mem[my_spi.dat2.wr_addr] != wr_data) begin  
72         $display ("Error in Write Data Operation");  
73         $stop;  
74     end  
75     @(negedge SCK);  
76     // Test Read Address Operation  
77     $display ("Test Read Address Operation");  
78     SA_n = 0;  
79     @(negedge SCK);  
80     M012 = 1;  
81     repeat (20) @(negedge SCK);  
82     M012 = 0;  
83     @(negedge SCK);  
84     repeat (10) begin  
85         M012 = $random;  
86         rd_addr = {rd_addr[4:0], M012};  
87     end  
88     end  
89     SA_n = 1;  
90     repeat (20) @(negedge SCK);  
91     if (my_spi.dat2.rd_addr != rd_addr) begin  
92         $display ("Error in Read Address Operation");  
93         $stop;  
94     end  
95     // Test Read Data Operation  
96     $display ("Test Read Data Operation");  
97     SA_n = 0;  
98     @(negedge SCK);  
99     M012 = 1;  
100    repeat (10) @(negedge SCK);  
101    repeat (10) begin  
102        M012 = $random; // Dummy Data  
103    end  
104    end  
105    @(negedge SCK);  
106    repeat (10) begin  
107        @(negedge SCK);  
108        rd_data = {rd_data[4:0], M012};  
109    end  
110    end  
111    SA_n = 1;  
112    repeat (20) @(negedge SCK);  
113    repeat (20) @(negedge SCK);  
114    $stop;  
115 end  
116  
117 endmodule
```

Simulation result



write in addr(126)

