

SystemC and Virtual Prototyping

Dr. Matthias Jung, Fraunhofer Institute IESE


matthias.jung@iese.fraunhofer.de



 **Fraunhofer**
IESE

Your notes:


JN



SystemC Advanced


Your notes:

We talked about SystemC basics, how we can build a component, how we can describe behavior, we have seen that we have methods and threads, this are the ways to describe the behavior of components, we have talked about tracing, where we can trace the Alpha cycles, but not as professional in Synopsys



Your notes:

① You know System-C is based on C++, that means that we inherit all the data types that C++ offer.



Your notes:

C++ Datatypes

Data Type	Size [Bit]	Range
bool	1	0 to 1 (true, false)
char	8	0 to 255
short int	16	-32,768 to 32,767
unsigned short int	16	0 to 65,535
int	32	-2,147,483,648 to 2,147,483,647
unsigned int	32	0 to 4,294,967,295
long long int	64	-9,223,372,036,854,775,808 to 9,223,372,036,854,775,807
unsigned long long int	64	0 to 18,446,744,073,709,551,616
float	32	-3.4E+38 to +3.4E+38
double		-1.7E+308 to +1.7E+308

6

© Fraunhofer IESE

- ① Your notes:
we have here a list of Data types
- ② You can use this data types for your variables and your signals.
-
-
-
-
-
-
-
-

SystemC Logic Datatypes

- In C++ there is the datatype `bool` with values `true` and `false`
- For hardware modeling this is not enough
- For example: VHDL's `std_logic` (9 States, Verilog has even 12):

- U: Uninitialized
- X: Unknown
- 0: 0
- 1: 1
- Z: High Impedance
- W: Weak Unknown
- L: Weak 0
- H: Weak 1
- -: Don't Care

more states

① For ex8

This logic Data Types.

② There was a datatype for single Bit but here you can use `Bool` data type with values `True` and `False`

© Fraunhofer IESE

Fraunhofer
IESE

Your notes:

① Additionally SystemC Provides custom Data types.

④ But for HW modeling it is not enough when we look to VHDL we have `std_logic` and it has more states as shown above, not true or false only.

⑤ So the HW designers they are used for this States, it makes sense from HW Point of view to have such states.

What a SystemC doing regarding this?

Here is 69+ and 69+ vector we have just to 81

SystemC Logic Datatypes: sc_bit, sc_bv<W>

2 bits

```
sc_bv<2> a = 2; you can assign  
sc_bv<2> b = "10"; decimal or string  
std::cout << a << std::endl; // 10  
a = 5;  
std::cout << a << std::endl; // 01 overflow  
a = a | b;  
std::cout << a << std::endl; // 11  
bool c = a.and_reduce();  
std::cout << c << std::endl; // 1  
it makes bit wise AND operation with all  
the elements then  
sc_bv<6> d = "000000"; it returns 1 bit  
d.range(0,3) = "1111"; }  
std::cout << d << std::endl; // 001111  
std::cout << d(0,3) << std::endl; // 001111  
std::cout << d.range(0,3) << std::endl; // 001111  
std::cout << d[0] << std::endl; // 1  
want from bit 0 to 3 with 1's  
d = (a, d.range(0,3)); concatenation  
std::cout << d << std::endl; // 111111
```

here it's explanation for features with SystemC Logic Data TYPES

© Fraunhofer IESE



① sc_bit: deprecated, use bool instead!

we have one to show single Bit

sc_bv<W>: bit vector

if you want to have available 2 bits.

Width as template parameter

Typical operators overloaded: &, |, ^, ~, ...

X_reduce() methods

Ranges

it's reducing Algorithms.

Concatenation

Similar VHDL's bit_vector

3 ways of writing range

Try code on github:

<https://github.com/TUK-SCVP/SCVPartifacts/tree/master/datatypes>

Your notes:

SystemC Logic Vector

SystemC Logic Datatypes: sc_logic, sc_lv<W>

Here we have SC_Logic where we have more than 2 states.

sc_logic features 4 States:

- ① ■ 'X': Unknown
- ② ■ '0': 0
- ③ ■ '1': 1
- ④ ■ 'Z': High Impedance

sc_lv<W> vector of sc_logic

"Logic vector"
"it's a vector with all this states"

- Similar to sc_bv<W>
- *We could need this for ex:* Special case tristate bus systems: if several processes want to drive the same signal special signal classes sc_signal_resolved and sc_signal_rv<W> have to be used.

9

© Fraunhofer IESE

Your notes:

Remember: Fixed Point and Two's Complement Numbers

- Positive Fixed point:


$$< \underbrace{d_{n-1} d_{n-2} \dots d_1 d_0}_{n \text{ digits left}} \cdot \underbrace{d_{-1} \dots d_k}_{k \text{ digits right}} > = \sum_{i=-k}^{n-1} d_i \cdot 2^i$$

$$\pi = 000011.001001_2 = 3.140625_{10}$$

- Two's Complement:

we have the Advantage to not have double values for 0

$$< d_{n-1} \dots d_0 \cdot d_{-1} \dots d_k > = \left(\sum_{i=-k}^{n-2} d_i \cdot 2^i \right) - d_{n-1} \cdot (2^{n-1})$$



Advantages of 2's Complement

- ① ■ No double 0
- ② ■ Asymmetric range
- ③ ■ Simple hardware performing (add, sub ...)

© Fraunhofer IESE

Your notes:

→ In System-C we have also the Possibility of Fixed Points and 2's Compliment thing

SystemC Integer Datatypes: sc_int<W>, sc_uint<W>, ...

We have
① int 2's Compliment
② uint 2's Compliment
Signed & Unsigned

We have

- sc_int<W> for signed integers and sc_uint<W> for unsigned integers

- Provides efficient way to model data with specific widths (1-64) *You can specify the width with this range*
- When modeling numbers where data width is not an integral multiple of the simulating processor's data paths, some bit masking and shifting must be performed, which leads to an overhead in wall clock time.

If it's not possible to make it with 17 bits width, Then Just use 64 bits integer and not the System-C int with 64 bits because if you use the 17 bits you will have overhead as system-C does something more.

- sc_bigint<W> and sc_ubigint<W>



This when you need huge data width, but remember that your system is dealing with 64 bits but System C does some stuff to fix this difference but it affects the speed.

© Fraunhofer IESE

11

Fraunhofer
IESE

Your notes:

SystemC Fixpoint Datatypes: sc_fixed<...>, ...

There are two ways to do it: ① Template ② Dynamically

Template
Dynamically


- sc_ufixed<WL, IWL, [QMODE], [OMODE]> a;
- sc_ufix a(WL, IWL, [QMODE], [OMODE]);
- sc_fixed<WL, IWL, [QMODE], [OMODE]> a;
- sc_fix a(WL, IWL, [QMODE], [OMODE]);

Notes
Other
Fixed
Point
Types

- Example: sc_ufixed<7,4>:
 - unsigned fixed point
 - Wordlength WL=7
 - IWL=4
 - Int Part
 - Fraction Part
- QMODE: Quantization Mode: SC_RND, SC_TRN ...
- OMODE: Overflow Mode: SC_WRAP, SC_SAT ...
- See SystemC Standard for more details!

WL = Word Length
IWL = Integer WL

Your notes:



Your notes: *if you understand that you will be understanding how SystemC really works.*

We need

to Recall: Polymorphism – Pure Virtual (Abstract Base Classes)

```
#include <iostream>
using namespace std;

class Shape {
protected:
    int width, height;

public:
    Shape( int a = 0, int b = 0){
        width = a;
        height = b;
    }
    virtual void area() = 0;
};
```

Pure Function

```
[ ... ]  
// Main function for the program
int main() {
    Shape *shape;
    Rectangle rec(10,5);
    Triangle tri(10,5);

    shape = &rec;
    shape->area();
    shape = &tri;
    shape->area();

    return 0;
}
```

I built interfaces

When I derived from this interface, the class that derives from that it must implement this pure virtual function here.

We are doing that for defining interfaces and what a better interface than a port or a signal between 2 component so we are using also polymorphism here

Output:
Rectangle class area: 50
Triangle class area: 25

- Only points to abstract classes can be created, no objects!
- Child classes must implement virtual function! Otherwise compiler crashes!
- Why using it? For structuring! For defining Interfaces

14

Fraunhofer
IIS


A pure virtual function or pure virtual method is a virtual function that is required to be implemented by a derived class if the derived class is not abstract. Classes containing pure virtual methods are termed "abstract" and they cannot be instantiated directly.

An object-oriented system might use an abstract base class to provide a common and standardized interface appropriate for all the external applications. Then, through inheritance from that abstract base class, derived classes are formed that operate similarly. The capabilities (i.e., the public functions) offered by the external applications are provided as pure virtual functions in the abstract base class. The implementations of these pure virtual functions are provided in the derived classes that correspond to the specific types of the application. This architecture also allows new applications to be added to a system easily, even after the system has been defined.

Your notes:

Closer Look on Ports, Signals, Interfaces and Channels

- VHDL and Verilog use signals for communication
 - In SystemC a signal (i.e. sc_signal) is just a special case of a Channel
 - Channels separate communication from functionality
 - Channels are containers for communication protocols and sync. events
 - An Interface defines a set of pure virtual methods
 - The Channels implement one or more interface(s)
 - Modules access Channel's Interfaces via bounded Ports
- what is the idea, channels should separate communication from functionality From functionality for ex: if you have systemc modules You will put the functionality and behavior in a systemc Method or threads*
- System-Channel have higher level concept called channel. When we have a signal SC-Signal, it's just special case of a channel, the concept of a channel is just broader than just the signal that you know from VHDL*



So your functionality is inside the module, but the communication between modules that should only happen in Channel

Fraunhofer ISE

No communication basically should be modeled or simulated inside module. The interface to be given to the port as the first template parameter is an abstract base class. Essentially, this class consists of the methods that can be called inside the module on the port. However, these are purely virtual methods, and therefore not implemented in the interface class. By passing the interface class to the port, only the method heads are known, such that in the module, which instantiates the port, can call the methods. It is important to know that the port itself does not implement these methods! The methods are implemented in the channel, and binding the channel to the port effectively executes the methods of the channel when a method call occurs in the module. A port therefore forwards the calls of the interface methods in the module to the channel that was bound to the port.

- Channels are containers for communication protocol and the interface having some virtual methods and then channels have to implement some virtual methods of this interface

Your notes:

for ex: sc_signal there is a specific interface and the interface describes basically which fn's are there to communicate with this channel and in case of systemc signal these fn's are "write" & "read", This specified in the interface class and then the SystemC Class is derived from this and has to implement logic for performance

write to signal or a read from a signal.

Specify Modules Port Just with the Interface, Then the module Knows when I want to communicate over this Port I will call a write fn and if I want to read I will call read fn, But the module doesn't know which channel is there, is it signal or FIFO or memory and this really nice concept because you can then exchange a signal with a FIFO or with a Buffer, that's the idea because the interface of all these signals & FIFO's is the same you can just interchange communication models, so you can't put in ethernet network or CAN Bus or SPI Bus, that's the idea your modules don't know which channel is there because they all use same interface for write & read and then you can interchange easily.

Review, what this gives Pure virtual methods go to the interface

Communication Protocol goes to Channel, Channel goes to modules, modules goes to communication

Protocol goes to Interface, Interface goes to methods, methods goes to call to go

~~write to signal or read From a signal~~

Channels implement 1 or more Interfaces, an

Interface: Example sc_signal

```
template <class T> SC_Signal_in_if Interface
class sc_signal_in_if : virtual public sc_interface {
    ...
    virtual const T& read() const = 0; for in we read
    ...
};

template <class T> SC_Signal_write_if Interface
class sc_signal_write_if : virtual public sc_interface {
    ...
    virtual void write(const T&) = 0;
    ...
};

template <class T> SC_Signal_inout_if
class sc_signal_inout_if : virtual public sc_signal_in_if<T>, public sc_signal_write_if<T> {
    ...
};

SC_Signal class is derived From this Interfaces then it has to
implement the read fn and it has to implement the write fn.
class sc_signal: public sc_signal_inout_if<T>, public sc_prim_channel {
    ...
    T& read() { ... }
    void write(const T&) { ... }
    ...
}
```


Interfaces are a collection of pure function methods

Interfaces can be composed also by inheritance

Channels implement the virtual functions specified by the interface

© Fraunhofer IESE

- If you want now to write your own signal which has similar behavior like a signal but does something different then you can derive from this Interfaces and build your own custom



little bit

Your notes:

Interface: Example sc_signal

For this standard Ports we have to use pointers

```
class Module : public sc_module {
    ...
    sc_port< sc_signal_in_if<int> > Foo;
    sc_port< sc_signal_inout_if<bool> > Bar;
    ...
    sc_in<int> foo;
    sc_out<bool> bar;
    ...
    // General port declaration:
    sc_port< Interface, N, Policy >
};

This is the Standard Ports we use
→ and For Specialized Ports
is with.
```

Interface of I/P Signal Data Type

Easier and more convenient to use, especially for RTL modelling

Calling Interface methods with . for specialized ports and -> with standard ports

why you need this helping signals between the Ports but not between 2 Ports because what happens is just forwarding that i mentioned when i connect o/p in hierarchy of Specialized ports sc_in, sc_out, o/p Port + sc_inout for sc_signal, for RTL & for the R&B modelling and easy use.

sc_port has several parameters:

■ Interface (required)

■ N (optional): max number of channels to be bound → you can set upper limits for channels you can bind to this.

■ Policy (optional):

■ SC_ONE_OR_MORE_BOUND → at least one channel should be bound

■ SC_ZERO_OR_MORE_BOUND → it doesn't matter how many to bind

■ SC_ALL_BOUND → All ends should be bound

Binding Errors

That means if nothing is bound to it that is also fine



© Fraunhofer ISE

Note: If you use the long Port definition then use (→) and if you use the macro use (⇒)

- There exist several binding policies for sc_port:
 - SC_ONE_OR_MORE_BOUND: Is the default value. The port can be bound to 1 to N channels. This implies that the port must also be bound to at least one channel.
 - SC_ZERO_OR_MORE_BOUND: The port can be bound to 0 to N channels. This implies that the port must not be bound.
 - SC_ALL_BOUND: Exactly N channels must be bound.
- If one of these policies is hurt, binding errors will occur, i.e. an error message is displayed during the program's elaboration phase that indicates a missing binding.

Your notes:

Recap: Connecting Modules (Binding)


```
int sc_main(int argc, char* argv[]) {
    sc_signal<bool> sigA, sigB, sigF;
    sc_clock clock("Clk", 10, SC_NS, 0.5);
    stim Stim1("Stimulus");
    Stim1.A.bind(sigA);
    Stim1.B.bind(sigB);
    Stim1.Clk.bind(clock);

    exor2 DUT("xor");
    DUT.A(sigA);
    DUT.B(sigB);
    DUT.Z(sigF);

    Monitor mon("Monitor");
    mon.A(sigA);
    mon.B(sigB);
    mon.Z(sigF);
    mon.Clk(clock);

    sc_start(); // run forever
    return 0;
}
```

- The methods are implemented in the channel
- Binding the channel to the port during runtime: A port forwards the calls of the interface methods in the module to the channel that was bound to the port.



18

Your notes:


→ Yesterday we saw if we have wrapper around this and we connect an O/P Port with another O/P Port from the wrapper we dont need the O/P Signal.

→ In this example the Channel is the signal, every time we call for ex A.write, the write will be forwarded to the write function which is implemented in the signal class and the port doesn't know which channel it's just knows my channel should have read fn or my channel should have write fn. Then we can easily interchange a signal with a FIFO for ex, because they have same interface.

SimpleFIFO: A Custom Channel Example

SystemC offers FIFO class, but to explain you how the concept works I think it's the best way if we develop our custom channel which is a FIFO.

- SystemC allows the creation of custom channels according to your needs
- Interface methods are allowed to block by calling wait statements
(Note that only in SC_THREADS these methods can be called)



- SimpleFIFO should implement blocking read and blocking write
- SimpleFIFOInterface should have pure virtual functions for read and write

Try code on github:

https://github.com/TUK-SCVP/SCVP_artifacts/tree/master/custom_fifo

19

© Fraunhofer IESE

Fraunhofer
IESE

① Your notes:

So System-C allows the creation of custom channels according to your needs, so for ex, if you want to have a FIFO that has just 5 elements or something like that, we can model that easily by doing own thing, but of course System C has something like this, so we don't need to do this but here i want to really do this because i want you to understand the concept of a channel

- ② So what should our FIFO do, so interface methods are allowed to block by calling wait statements, this gives already kinda of implication, you remember that systemC method is not allowed to call wait statement,
- ③ So if our producer here is producing some data in a systemC method and then write to the channel and inside the channel await function is called then we will get an error, so that implies when we use our FIFO we can only do this with system-C threads otherwise it won't work and now you see why we need system-C threads in order to model this kind of very sophisticated channels
- ④ So our simple FIFO should implement blocking read and blocking write, so the consumer doesn't execute further until there is something again in our FIFO, Blocking read means that the consumer can't execute further until something is in it and blocking write means that the producer can't produce anything new if the FIFO is full.
- ⑤ our FIFO Interface that we build should have pure virtual functions for read and write

6 So that's what we want to develop

```
#include <iostream>
```

```
#include <system.h>
```

```
#include <queue> we take from STL  
using namespace std;library because  
we don't want to  
program FIFO  
by our self
```

class simple FIFO

↳ we create simple FIFO

Interface and we derive

this from SC_Interface

We have to do this otherwise system C doesn't recognize this as FIFO Interface.

Then we have public things, we want to have write Fn & read Fn.

- We can do that we want to have FIFO only for Integers but we will keep it generic so we use template.

Template

Template< class T >

- We want to have pure virtual and set it to 0.

- That's our Interface, The Interface describes now how we can communicate with a FIFO.

Now we will create the FIFO since we derive FIFO from the interface; also the FIFO class itself have to be templated.



Template <class T>

class SimpleFIFO : public

SimpleInterface

- We derive it from the Simple FIFO Interface which is also templated and that's what we call channel.
- We need to add the queue which is also getting elements of type T which we call FIFO and this should be private so only our class itself it's allowed to access the actual FIFO where we store the actual data.
- Then we will work a little bit with events, we will have sc_event which will be basically notified when something is written. "written event", another event which will be the "read event", so we will need this later on in order to unblock or unlock the consumer & producer.

- Then we will define the max size for our queue and then the Public struct Ffomes.
- We need our constructor "simple FIFO" and we said our default size of our queue is 16, Then we store this in max size, That's the initialization.
- we couldn't compile because there are 2 fn's missing "read" & "write"
- T read() { we need to implement this blocking behavior if we read from this and the thing is empty.
- if FIFO is empty wait until something is written.
- we take the first element of the FIFO and then pop it out.
- Then we have a read event and notify immediately because this read event is there to block with a wait statement the write process when the thing is full and somebody has read from the queue there is a new space so we can continue writing in it, then we will return the value That's the read method, This really the FIFO behavior if it's empty we have to wait and if have something in it then we take the front element and read it in our variable and remove it there and notify the read event and return

④ Then we defines the Producer and Consumer,
The interesting part will happen, The Producer
will have a Port and the Port is described
by an Interface "Simple FIFO Interface"
and lets say we have Integers here and we will
call this Port "master"

⑤ Then CTO R is the constructor, it should have
the same name as the class itself "Producer"
and now as we mentioned we need a thread, so we
will have a process that will produce something and
this will be our System-C Thread.

⑥ and what should the Producer do in the process
, wait for a sec and then we take the master
Port and we call now the write function

SimpleFIFO: A Custom Channel Example

```
#include <iostream>
#include <systemc.h>
#include <queue>

using namespace std;

template <class T>
class SimpleFIFOInterface : public sc_interface
{
public:
    virtual T read() = 0;
    virtual void write(T) = 0;
};
```

Create an Interface for our SimpleFIFO Channel

The FIFO will be accessed by simple read and write methods

20

© Fraunhofer IESE



Your notes:

SimpleFIFO: A Custom Channel Example

```
template <class T>
class SimpleFIFO : public SimpleFIFOInterface<T> {

private:
    std::queue<T> fifo;
    sc_event writtenEvent;
    sc_event readEvent;
    unsigned int maxSize;

public:
    SimpleFIFO(unsigned int size=16) : maxSize(size) {}

    T read() {
        if(fifo.empty() == true) {
            wait(writtenEvent);
        }
        T val = fifo.front();
        fifo.pop();
        readEvent.notify(SC_ZERO_TIME);
        return val;
    }

    void write(T d) {
        if(fifo.size() == maxSize) {
            wait(readEvent);
        }
        fifo.push(d);
        writtenEvent.notify(SC_ZERO_TIME);
    }
};
```

Create the SimpleFIFO Channel

```
SC_MODULE(PRODUCER) {
    sc_port< SimpleFIFOInterface<int> > master;
```

```
SC_CTOR(PRODUCER) {
    SC_THREAD(process);
}
```

```
void process() {
    while(true) {
        wait(1,SC_NS);
        master->write(10);
    }
};
```

SC_MODULE(CONSUMER) {
 sc_port< SimpleFIFOInterface<int> > slave;

```
SC_CTOR(CONSUMER) {
    SC_THREAD(process);
}
```

```
void process() {
    while(true) {
        wait(4,SC_NS);
        cout << slave->read() << endl;
    }
};
```

Create modules which have ports templated with the interface

This write may call an implicit wait

and that's why in this case we would allow to have

SC_THREAD

© Fraunhofer IESE

21

 **Fraunhofer**
IESE

Your notes:

SimpleFIFO: A Custom Channel Example

```
int sc_main(...)  
{  
    PRODUCER pro1("pro1");  
    CONSUMER con1("con1");  
    SimpleFIFO<int> channel(4);  
  
    pro1.master.bind(channel);  
    con1.slave.bind(channel);  
  
    sc_start(10,SC_NS);  
  
    return 0;  
}
```

Create an producer and consumer module

Create a FIFO with size 4

The Binding links the defined methods of the *Interface* with the actual implementation of the methods within in the *Channel*

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/custom_fifo

22

© Fraunhofer IESE



Your notes:

Note on Indirect Waits

This what we call indirect wait, for instance blocking read or write in SystemC FIFO invokes wait when FIFO is empty or full and this case only system C


- Sometimes `wait()` is invoked indirectly. For instance, a blocking read or write of the `simpleFifo` (or later `sc_fifo`) invokes `wait()` when the FIFO is empty or full, respectively. In this case, the `SC_THREAD` process suspends similarly to invoking `wait` directly.
is only allowed otherwise will have runtime error
- Because `SC_METHOD` processes are prohibited from suspending internally, they may not call the `wait` method. Attempting to call `wait` either directly or implied from an `SC_METHOD` results in a runtime error. Thus, `SC_METHOD` processes must avoid using calls to blocking methods.
- For `sc_fifo`: if you want to use `sc_fifo` in a method, only use the non-blocking access methods

23

© Fraunhofer IESE



Your notes:



Your notes:


most Common SystemC Primitive Channels

- Primitive Channel ^{key} allow deterministic simulation behavior:
 - Usage of Evaluate-Update-Mechanism i.e. delta cycles
 - update_request(), update(), default_event() (we will see later)

what are the standard system-C primitive channels?

- SystemC provides several Primitive Channels:

- ① sc_signal<T> (already known)
- ② sc_buffer<T>
- ③ sc_fifo<T>
- ④ sc_mutex
- ⑤ sc_semaphore



all of them are connected to
the System C Kernel

© Fraunhofer ISE

Fraunhofer
ISE

Your notes:

Yesterday we have discussed the Kernel diagram and the Primitive channels is a basic block of this. There are 3 things that have to be implemented for Primitive channel

① update request: it happens in the evaluation Phase where you calculate something and then you see something changes then you call the "Update".

② Then in the update Phase "update()", The Kernel will call the update Function of all the channels such that they perform signal update and the sensitivity list is also handled.


③ Then "defau_event()" have to be implemented, because when we write our signal on the sensitivity list, it will check this with the default event, The defauEvent will return an event which is basically that is the most responsible, but there is also possibility of subevents, the rising edge and so on as you saw yesterday.

Primitive Channels: sc_buffer<T>

Buffer is derived from sc_signal, it has some methods and operators, The only difference is

- This class is derived from sc_signal and has the same methods and operators
- The difference to sc_signal is that with sc_buffer an event is generated each time the write() method is called
- Therefore, corresponding processes sensitive to that buffer are executed.
- With sc_signal, an event is only generated if the old and the new value of the signal are different.


that in
the Buffer
an event is
generated
every time
the write
method is
called



© Fraunhofer IESE

Your notes:

Primitive Channels: sc_fifo<T>



- `sc_fifo<T>` has following predefined methods:
 - `write()`: This method writes the values passed as an argument into the FIFO. If the FIFO is full then `write()` function waits until a FIFO slot is available
 - `nb_write()`: This method is the same as `write()`, the only difference is, when the fifo is full `nb_write()` does not wait until a free FIFO slot is available. Rather it returns false. → *This Fn returns False because to recall it again in Pufed*
 - `read()`: This method returns the least recent written data in the FIFO. If the FIFO is empty, then the `read()` function waits until data is available in the FIFO.
 - `nb_read()`: This method is same as `read()`, the only difference is, when the FIFO is empty, `nb_read()` does not wait until the FIFO has some data. Rather it returns false.
 - `num_available()`: This method returns the numbers of data values available in the FIFO in the current delta time.
 - `num_free()`: This method returns the number of free slots available in the FIFO in the current delta time.

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/fifo_example

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/kpn_example

27

Your notes:

Semaphore and Mutex

We use it when we have a shared resource to avoid accessing of more than multiple to this shared resource at same time.



To avoid Data race

```
mutex.lock();  
a = 1 //Shared Variable  
mutex.unlock();
```

28

Your notes:

Primitive Channels: sc_mutex

- With the help of a so-called Mutex (mutual exclusive), the simultaneous access of several processes to shared data structures can be regulated in software engineering.
- The primitive channel `sc_mutex` implements a corresponding lock mechanism, i.e. a mutex will be in one of two exclusive states: unlocked or locked.
- This channel is primarily intended for use with multiple processes within a module, but there is also an interface `sc_mutex_if`, so ports of this type can also be created.
- Only one process can lock a given mutex at one time. A mutex can only be unlocked by the particular process that locked the mutex, but may be locked subsequently by a different process.
- The `sc_mutex` class comes with pre-defined methods:
 - `int lock()`: Lock the mutex if it is free, else wait till mutex gets free
 - `int unlock()`: Unlock the mutex, returns -1 if mutex was not locked
 - `int trylock()`: Check if mutex is free, if free then lock it else return -1.

Try code on github:
https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/mutex_example

29

© Fraunhofer IESE



Note: The request-update mechanism is not used for the mutex ports!

Your notes:

Primitive Channels: sc_semaphore

- A semaphore is an extension of the simple mutex.
- An additional integer value is introduced (called semaphore value), which is set to the permitted number of concurrent accesses when the semaphore is constructed. A semaphore with a value of 1 is therefore a mutex.
- The semaphore class **sc_semaphore** also has an interface.
- **sc_semaphore** has following predefined methods:
 - **int wait()**: If the semaphore value is equal to 0, the member function **wait** shall suspend until the semaphore value is incremented (by another process), at which point it shall resume and attempt to decrement the semaphore
 - **int trywait()**: If the semaphore value is equal to 0, the member function **trywait** shall immediately return the value -1 without modifying the semaphore value
 - **int post()**: increments the semaphore value. If processes exist that are suspended and are waiting for the semaphore value to be incremented, exactly one of these processes shall be permitted to decrement the semaphore value (the choice of process being non-deterministic) while the remaining processes shall suspend again
 - **int get_value()**: returns value the semaphore

30

© Fraunhofer IESE



Note: The request-update mechanism is not used for the semaphore ports!

Your notes:

Why Virtual Base Class Concept for Channels?



- To provide variability and interoperability in modeling
- Example 2 memory channels with same interface but different implementation:

```
class memorySimple: public memoryInterface {  
public:  
    void write(unsigned int addr, int data)  
    {  
        mem[addr] = data;  
    }  
    void int read(unsigned int addr)  
    {  
        return mem[addr];  
    }  
private:  
    int mem[1024];  
}
```

```
class memoryDetail: public memoryInterface {  
public:  
    void write(unsigned int addr, int data)  
    {  
        // Complex implementation of write  
    }  
    void int read(unsigned int addr)  
    {  
        // Complex implementation of write  
    }  
private:  
    // Complex implementation ...  
}
```


31

© Fraunhofer IESE

 **Fraunhofer**
IESE

Your notes:

If we change the bus from CAN to SPI, we don't have to change producer and consumer modules to fit this we just change the channel type and keeping your modules same



Your notes:

Customized SystemC Channels NOTE: Created by Notein


How Primitive Channels Works :-

Signal: A Custom Primitive Channel with Evaluate Update Mechanism

```
#include <iostream>
#include <systemc.h>

using namespace std;

template <class T>
class SignalInterface : public sc_interface
{
public:
    virtual T read() = 0;
    virtual void write(T) = 0;
};
```



33

© Fraunhofer IESE

Fraunhofer
IESE

Your notes:

What i want to build now with you is our own Custom Signals which do the same thing as System-C Signal but it's important to me to understand how the Kernel Works -

- ① We create an interface and then we derive our signal from that interface

- ② We want to build the signal as it's in SystemC, therefore it is a primitive channel, and PrimitiveChannel allows to put things in the sensitivity list we want later on, so we can put our signal on a sensitivity list of a process or a module then in order for this to happen we have to derive from another class "sc_PrimeChannel" which stands for primitive channels,
- we see in that class some pure virtual functions such as update & defaultEvent in the kernel.
- ④ inside the signal we define the current value of signal and the new value of signal and also

we create an event "value change event" this event will be added to sensitivity list, so every time the value changes we will fire this event then the SystemC Kernel will notice there is something here happened to the signal.

- ⑤ Then we define the constructor, and we implements also the read and write Fn
- ⑥ in the write Fn we check if the new value is equal the current value then that means there is a change then we inform System C Kernel we have an update please take it into consideration.

F Then we implement the update value fn

Signal Concept + Implementation

Signal: A Custom Primitive Channel with Evaluate Update Mechanism

```
template <class T>
class Signal : public SignalInterface<T>,
               public sc_prim_channel
{
    private:
        T currentValue;
        T newValue;
        sc_event valueChangedEvent;

    public:
        Signal() {
            currentValue = 0;
            newValue = 0;
        }

        T read()
        {
            return currentValue;
        }

        void write(T d)
        {
            newValue = d;
            if(newValue != currentValue)
            {
                // Call to SystemC Scheduler
                request_update();
            }
        }
}
```

© Fraunhofer IESE

```
void update() // MUST be implemented!
{
    if(newValue != currentValue)
    {
        currentValue = newValue;
        valueChangedEvent.notify(SC_ZERO_TIME);
    }
}

const sc_event& default_event() const // Should be!
{
    return valueChangedEvent;
}
```

here we apply changes

- Declare interface as usual
- Derive from `sc_prim_channel`
- Implement `update()` function
- Implement `default_event()` function
- Later: *Event Finders*

Fraunhofer
IESE

→ system
kernel
get notified
that the value
changes

Your notes:

Signal: A Custom Primitive Channel with Evaluate Update Mechanism

```
SC_MODULE(PRODUCER) {
    sc_port< SignalInterface<int> > master;

    SC_CTOR(PRODUCER) {
        SC_THREAD(process);
    }

    void process() {
        master->write(10);
        wait(10,SC_NS);
        master->write(20);
        wait(20,SC_NS);
        sc_stop();
    }
};

SC_MODULE(CONSUMER) {
    sc_port< SignalInterface<int> > slave;

    SC_CTOR(CONSUMER) {
        SC_METHOD(process);
        sensitive << slave;
        dont_initialize();
    }

    void process() {
        int v = slave->read();
        std::cout << v << std::endl;
    }
};
```

```
int sc_main(...)
{
    PRODUCER pro1("pro1");
    CONSUMER con1("con1");
    Signal<int> channel;

    pro1.master.bind(channel);
    con1.slave.bind(channel);

    sc_start(sc_time(100,SC_NS));

    return 0;
}
```

Sensitive to
default_event() !

Try code on github:
https://github.com/TUK-SCVP/SCVPartifacts/tree/master/custom_signal

35

© Fraunhofer IESE




Your notes:

Hierarchical Channels

So the channel just get triggered by write then fire and event

- Primitive channels are derived from `sc_prim_channel` and are "passive"
- Hierarchical Channels are derived from `sc_module` and can be "active"
 - Hierarchical Channels use also the concept of Interfaces
 - They can have internal `SC_THREADS` and `SC_METHODS`
 - They can consist of other `sc_modules`, fw ports to outside `sc_export`
- Heavily used in TLM
- Hierarchical Channels do not have the "Evaluate-Update Mechanism"



36

© Fraunhofer IESE

Fraunhofer
IESE

Your notes:

IF you want to model a CAN Bus, where you have some logic also within the bus, something that does Arbitration or does a decision on routing or whatever, so that make sense to have somehow logic in your module that's what we called **Hierarchical channel**.


Heirarchical channel is not only derived From the Prime Channel but it maybe also derived From SC-Module, so it's kinda ^{OF} mix of Channel and module, then It Can be a ACTIVE and Heirarchical channels Can use the concept of interface but they can also to implement internally SC- Threads & SC- Methods and they Can Consists of other systemc modules, you can Put a CPU in your Bus Module. For ex If you want this, there is no limitation here.

→ The Heirarchical Channels ^{concept} is the main idea OF the Transaction level modeling , it's heavily used in TIM where we will communicate by passing class

and Packets, we have then the Heirach Channel, They don't have an update mechanism.


in System-C You have the possibility that your module could have more than one port, you can say I want module with 10 ports so that would be overkill

Ports, Port Arrays and Multiports



↓↓↓ because Port Arrays

- Static declaration of ports and binding to separated channels.
- Is fixed on compile time
- Port arrays are more convenient



we can connect several channels to module using multiPort

- Dynamic port creation during elaboration phase
- Using Multiports

© Fraunhofer IESE

Your notes:

Port Arrays

We can define port arrays

```
SC_MODULE(module) {
    // Instead of
    //sc_port<sc_fifo_out_if<int> > port1;
    //sc_port<sc_fifo_out_if<int> > port2;
    //sc_port<sc_fifo_out_if<int> > port3;


    sc_port<sc_fifo_out_if<int> > port[3];

    SC_CTOR(module){}
        SC_THREAD(process);
    }

    void process() {
        for(int i=0; i < 3; i++) {
            port[i]->write(2);
            std::cout << "Write to port " << i
                            << std::endl;
            wait(SC_NS);
        }
    }
}
```

Then we do loop to write 2 to every port and wait until an SCF

Iterating over ports



```
int sc_main(...)

{
    module m("m");
    sc_fifo<int> f1, f2, f3;

    m.port[0].bind(f1);
    m.port[1].bind(f2);
    m.port[2].bind(f3);

    sc_start();
    return 0;
}
```

- Static port creation at compile time
- Connected channels are addressed with [] operator

Try code on github:

<https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/portarrays>

38

© Fraunhofer IESE

 **Fraunhofer**
IESE

Your notes:

here is Templatized Port Arrays.

Templatized Port Arrays


```
template <int N=1>
SC_MODULE(module)
{
    sc_port<sc_fifo_out_if<int>> port[N];

    SC_CTOR(module){}
        SC_THREAD(process);
    }

    void process() {
        for(int i=0; i < N; i++)
        {
            port[i]->write(2);
            std::cout << "Write to port "
                << i << std::endl;
            wait(1, SC_NS);
        }
    }
};
```

By default
I have 1
Port but you
can change
it latter

how can we bind
this - ?



```
int sc_main(...)
{
    module<3> m("m");
    sc_fifo<int> f1, f2, f3;
    m.port[0].bind(f1);
    m.port[1].bind(f2);
    m.port[2].bind(f3);

    sc_start();
    return 0;
}
```

m
should
have
3 Ports

we instantiate
our module
Then I may
use 3 of the System
FIFO

But This static
where we define our
Module have
this no. of
Ports

- Static port creation at compile time
- Using Template Parameter
- Connected channels are addressed with [] operator

39

© Fraunhofer IESE

Your notes:

Multiports it's dynamic

```

SC_MODULE(module){
    sc_port<sc_fifo_out_if<int>, 0,
    SC_ZERO_OR_MORE_BOUND> port;
}


SC_CTOR(module){
    SC_THREAD(process);
}

void process(){
    for(int i; i < port.size(); i++){
        port[i]->write(2);
        std::cout << "Write to port "
                  << i << std::endl;
    }
}

```

This is the N parameter that means zero or more Bound. SC means They can add as much things as much as we want.

we instantiate a Port here with the long Format



Try code on github:

<https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/multiports>

int sc_main(...)

```

{
    module m("m");
    sc_fifo<int> f1, f2, f3;

    m.port.bind(f1);
    m.port.bind(f2);
    m.port.bind(f3);

    sc_start();
    return 0;
}

```

Then we bind three ports
May lead to out of range error during runtime!

We create Ports automatically

- Dynamic port creation during elaboration phase using MultiportStream
- Connected channels are addressed to the channels with [] operator
- Number of bound channels with size() method


40

© Fraunhofer IESE

Fraunhofer
IESE

This is also useful
Your notes:
if you want to do some analysis to see when your system have one port or increase more ports would be better so we use it in analysis.

Multiple Bindings



```
int sc_main(...)  
{  
    module a("a");  
    module b("b");  
  
    myChannel<int> c;  
  
    a.port.bind(c);  
    b.port.bind(c);  
  
    sc_start();  
    return 0;  
}
```

Note // sc_fifo, sc_signal ... can have only one writer
Only one writer
The first
FIFO or sc_fifo
Last write wins

- Works in general
- `sc_fifo, sc_signal` ... can have only one writer

41


© Fraunhofer IESE

Fraunhofer
IESE

Your notes:

This also works, there are some limitation, but let's see our code here, if we have a custom channel. You can also bind several producer to them, that works in general, but there is a but in RTL modeling, ^{style for} `sc_fifo, sc_signal` only allowed to have only one module that writes to it, so you that only one driver is allowed for signal in RTL, But it's allowed in general in SystemC - we get away from RTL so we can find some use cases where we define a specific channel then we connect it to a specific producer.

Move A & B to the channel we
will do this in TLM.



Your notes:

SystemC Events: sc_event

- Events are implemented with the `sc_event` class.
 - `sc_event myEvent;`
- Events are caused or fired through the event class member function `notify()`:
 - `myEvent.notify();`
Avoid: events can be missed, non-determinism!
Event is notified in the current evaluation phase
 - `myEvent.notify(SC_ZERO_TIME);`
 - `myEvent.notify(time);`
 - `myEvent.notify(10,SC_NS);`
 - `myEvent.cancel();`
- Only the first notification is noted

```
void triggerProcess() {  
    wait(SC_ZERO_TIME);  
    triggerEvent.notify(10,SC_NS);  
    triggerEvent.notify(20,SC_NS); // Will be ignored  
    triggerEvent.notify(30,SC_NS); // Will be ignored  
}
```

Try code on github:
https://github.com/TUK-SCVP/SCVP_artifacts/tree/master/sc_event_and_queue

43

© Fraunhofer IESE



Your notes:

SystemC Events: sc_event_queue

```
SC_MODULE(eventQueueTester) {
    sc_event_queue triggerEventQueue;

    SC_CTOR(eventQueueTester) {
        SC_THREAD(triggerProcess);
        SC_METHOD(sensitiveProcess);
        sensitive << triggerEventQueue;
        dont_initialize();
    }

    void triggerProcess() {
        wait(100,SC_NS);
        triggerEventQueue.notify(10,SC_NS);
        triggerEventQueue.notify(20,SC_NS);
        triggerEventQueue.notify(40,SC_NS);
        triggerEventQueue.notify(30,SC_NS);
    }
    void sensitiveProcess() {
        cout << "@" << sc_time_stamp() << endl;
    }
};
```

- The class `sc_event_queue` notes all notifications
- Orders events w.r.t ascending time
- Provides also interface `sc_event_queue_if` for using as a port

Output:
@110ns
@120ns
@130ns
@140ns


Try code on github:
https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/sc_event_and_queue

44

© Fraunhofer IESE



Your notes:



Your notes:

We have seen already Methods & Threads, they have been created at the elaboration phase during compile

Time But SystemC Provides Something Called Dynamic Process Where we can Create new Process During Runtime Simulation

Dynamic Processes

- So far processes (threads and methods) were created during elaboration

- SystemC allows to generate new *dynamic* processes during simulation

- Fields of applications: *OF creating Dynamic Processes During Runtime - Scenarios.*

- Testbenches

- Verification scenarios.

- Modeling of SW

- Modeling of OS

- Enabled by using `#define SC_INCLUDE_DYNAMIC_PROCESSES` before `#include <systemc.h>`, or using a compiler flag

- Creation of process by function `sc_spawn()`


- Allows passing of arguments for processes!

If you want to use this
you have to enable these in your
code or in your
C-Makefile

Your notes:
you have to enable it
to enable it
and makefile
and makefile

You can model RTOS by using SystemC processes because

you can model concurrency and concurrent tasks and with the wait statement you can model preemption and task priorities. That makes sense that you can



- You Can Create new Process *call of SC-SPAWN()*.

↳ used to
in simulation


→ in simulation we can create your
new process it will
create new simulation or
simulation environment

JURY
of General
module
in C++
TESTING

Dynamic Processes

```
#define SC_INCLUDE_DYNAMIC_PROCESSES
#include <iostream>
#include <systemc.h>
using namespace std;

SC_MODULE(module) {
    SC_CTOR(module){
        SC_THREAD(parentProcess);
    }
    void parentProcess() {
        wait(10,SC_NS);
        sc_process_handle handle = sc_spawn(
            sc_bind(&module::childProcess, this, 5));
        // Functional pointer to child process
        wait(handle.terminated_event());
    }
    void childProcess(int id) {
        cout << id << " started" << endl;
        wait(10,SC_NS);
    }
};
```



```
int sc_main(...)  
{  
    module m("m");  
    sc_start();  
    return 0;  
}
```

- Handle process with sc_process_handle
- sc_spawn uses sc_bind in order to reference to dynamic method
- Dynamic processes have an termination event
- We can use Arguments

Try code on github:
https://github.com/TUK-SCVP/SCVP/artifacts/tree/master/dynamic_processes

49

© Fraunhofer ISE

Fraunhofer
IESE

→ We have SystemC Module
then Parent Process and the Child Process

Your notes:
Can create new processes.

→ we have a Function Pointer to the Child Process which is also like the Parent Process that is defined down here,

Report Handling

- SystemC provides a centralized way for reporting on the terminal

- SC_REPORT_INFO("id", "Message"): print some information

which warn
for problem

- SC_REPORT_WARNING("id", "Message"): Warning, which to a possible problem

- SC_REPORT_ERROR("id", "Message"): Serious Problem, exception is thrown which can be handled by try{catch} and the simulation continues

- SC_REPORT_FATAL("id", "Message"): Serious unsolvable problem, the simulation is stopped

- sc_assert()

- If argument is false, then simulation is stopped like for SC_REPORT_FATAL

© Fraunhofer IESE

Fraunhofer
IESE

You just report some information, there is a good practice to write the module name to know that this information came from this module

This should be used when a series of problems occur that is not solvable then simulation must stop

It's helpful in test benches if argument is false simulation should stop

Your notes:

Report Handling Example

```
SC_MODULE(module) {  
    bool c1;  
    bool c2;  
  
    SC_CTOR(module) {  
        c1 = true;  
        c2 = true;  
  
        sc_assert(c1 == true && c2 == true);  
  
        SC_REPORT_INFO("main", "Report ...");  
        SC_REPORT_WARNING("main", "Report ...");  
        try {  
            SC_REPORT_ERROR("main", "Report ...");  
        }  
        catch(sc_exception e){  
            cout << "what:" << e.what() << endl;  
        }  
        SC_REPORT_FATAL("main", "Report & Stop...");  
    };  
};
```

Throw system exception

↳ You tell what happened
↳ Simulation should stop.

```
int sc_main(...)  
{  
    // Optional: Console otherwise ...  
    sc_report_handler::set_log_file_name("out.log");  
    sc_report_handler::set_actions(SC_INFO, SC_LOG);  
    sc_report_handler::set_actions(SC_WARNING, SC_LOG);  
  
    module m("m");  
  
    sc_start();  
    return 0;  
}
```

You can also say that this error or warnings go to log file

```
SystemC 2.3.1-Accellera --- Feb 25 2016 17:15:15  
Copyright (c) 1996-2014 by all Contributors,  
ALL RIGHTS RESERVED  
  
Info: main: Report Info...  
Warning: main: Report Warning...  
In file: main.cpp:18  
do some handling for std::exception  
Fatal: main: Report Error and Stop...  
In file: main.cpp:25
```

Try code on github:
<https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/reporting>

51

Fraunhofer
IESE

Your notes:

It's helpful to do it

You Can Customize Your Report Handler

Custom Reporthandler

```
void reportHandler(const sc_report &report,
                   const sc_actions &actions)
{
    [...]
    switch(report.get_severity()) {
        case SC_INFO : severity = "INFO"; break;
        case SC_WARNING : severity = "WARNING"; break;
        case SC_ERROR : severity = "ERROR"; break;
        case SC_FATAL : severity = "FATAL"; break;
    }
    std::ostream& stream = std::cout;
    stream << report.get_time()
        << " + " << sc_delta_count() << " "
        << " " << report.get_msg_type()
        << " : [ " << severity << " ] "
        << ' ' << report.get_msg()
        << " (File: " << report.get_file_name()
        << " Line: "
        << report.get_line_number() << ")"
        << std::endl;
    [...]
}
```

```
int sc_main(...)
{
    sc_core::sc_report_handler
        ::set_handler(reportHandler);
    module m("m");

    sc_start();
    return 0;
}
```

Time ↓
Info
Warning
Error
Fatal

```
SystemC 2.3.1-Accelera — Feb 25 2016 17:15:15
Copyright (c) 1996-2014 by all Contributors,
ALL RIGHTS RESERVED
0 s + 00 main : [INFO] Report Info... (File: main.cpp Line: 17)
0 s + 00 main : [WARNING] Report Warning... (File: main.cpp Line: 18)
0 s + 00 main : [ERROR] Report Error... (File: main.cpp Line: 20)
0 s + 00 main : [FATAL] Report Error and Stop... (File: main.cpp Line: 25)
Abort trap: 6
```

- Use custom reporthandler
- For more application/simulation specific output

Try code on github:
https://github.com/TUK-SCVP/SCVP_artifacts/tree/master/reporting

© Fraunhofer IESE




52

Your notes:

Callbacks

- The classes `sc_module`, `sc_prim_channel`, `sc_port` and `sc_export` define 4 virtual callback functions:
 - `before_end_of_elaboration()`
 - `end_of_elaboration()`
 - `start_of_simulation()`
 - `end_of_simulation()`
- If a module implements one of these functions, the scheduler will call them!
- Separation of debugging and functionality



Your notes:

So in the classes, SystemC module, Prime Channel, Port + an d Export, There are 4 Virtual Callback Functions

- Because we don't have stuff in our Constructors and only can keep the logic part in it, and anything that is there for debugging and printing out any observations can be done in this callback function.

Callbacks

- `before_end_of_elaboration()`

In this callback function, it is possible to instantiate further SystemC objects such as modules, channels or ports or to make port bindings and thus subsequently change the module hierarchy. Furthermore, other processes can be registered for the scheduler, which are static.

- `end_of_elaboration()`

This callback function is called after all callbacks of `before_end_of_elaboration()` have been executed. This ensures that all bindings are present and the module hierarchy is complete. Therefore, it is no longer allowed to add other SystemC objects, such as modules, channels or ports, or to make bindings. However, dynamic processes can be logged on to the scheduler here. Furthermore, diagnostic messages can be printed.

© Fraunhofer IESE

54

You can Print a tree of components
that shows how they can be connected

Your notes:

Callbacks

- `start_of_simulation()`

This function is executed after calling `sc_start()`, text or trace files can be opened or diagnostic messages can be printed. Furthermore, it is still possible to register dynamic processes at the scheduler.

- `end_of_simulation()`

This function is only executed when the simulation is terminated by calling `sc_stop()` by the user. If the simulation is terminated without calling the `sc_stop()` function (no pending events for the scheduler) then this function is not called. In this function, for example, text or trace files can be closed again.

The destructors are called after this call.

55

© Fraunhofer IESE

Your notes:

Callbacks

```
SC_MODULE(module){  
public:  
    sc_in<bool> clk;  
    sc_trace_file *tf; → Trace File  
  
    SC_CTOR(module){}  
  
    void process(){  
        wait(5); → Process  
        sc_stop(); → waits for 5  
                    timesteps  
                    stop simulation  
    }  
  
    void before_end_of_elaboration() {  
        cout << "before_end_of_elaboration"  
            << endl;  
        SC_THREAD(process); → Process  
        sensitive << clk.pos(); → that is  
                                sensitive to CLK  
    }  
  
    void end_of_elaboration() {  
        cout << "end_of_elaboration" << endl;  
    }  
}
```

```
void start_of_simulation() {  
    cout << "start_of_simulation" << endl;  
    tf = sc_create_vcd_trace_file("trace");  
} → we initialize the trace file  
  
void end_of_simulation() {  
    cout << "end_of_simulation" << endl;  
    sc_close_vcd_trace_file(tf);  
}; → and at the end of simulation  
→ we close tracing.
```


Try code on github:
<https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/callbacks>

© Fraunhofer IESE



56

Your notes:



Your notes:
