

# PCIe version 5.0 Mac Layer Implementation

---

Mac Layer  
Dec 15, 2023

# Contents

## Contents

Contents .....	2
Referenced Documents .....	4
<b>Overview.....</b>	5
❖ <b>High-Level overview:</b> .....	5
❖ <b>Features and limitations:</b> .....	6
❖ <b>Dependencies and Assumptions</b> .....	6
❖ <b>Functional description</b> .....	7
<b>1. Transinmter (TX) .....</b>	7
<b>2. Reciver (RX)</b> .....	11
<b>3. Link Training Status State Mashine (LTSSM).....</b>	17
<b>4. PIPE / SERDES Interface .....</b>	21
❖ <b>Detailed Description</b> .....	24
<b>1. Transmitter Blocks .....</b>	24
1.1. <b>Tx Buffer</b> .....	24
1.2. <b>Tx_Framing</b> .....	27
1.3. <b>Byte Stripping</b> .....	43
1.4. <b>Scrambler</b> .....	44
1.5. <b>Sync Logic</b> .....	57
1.6. <b>IDLE Counter</b> .....	62
<b>2. Receiver Blocks .....</b>	63
2.1. <b>Block Alignment</b> .....	63
2.2. <b>Elastic Buffer</b> .....	72
2.3. <b>Lane to Lane Deskew</b> .....	80
2.4. <b>Descrambler</b> .....	85
2.5. <b>Byte unstripping</b> .....	87
2.6. <b>Packet Filter</b> .....	88
2.7. <b>Rx Buffer</b> .....	112
<b>3. LTSSM .....</b>	116
3.1. <b>Decoder</b> .....	116
3.2. <b>OS_CREATOR</b> .....	119
3.3. <b>LTSSM Module</b> .....	124
3.4. <b>SKP Counter</b> .....	158

<b>Timing diagrams.....</b>	160
❖ <b>Design Team Verification input.....</b>	169
1. <b>Tx Test Plan .....</b>	169
2. <b>RX test plan .....</b>	174
3. <b>LTSSM test plan .....</b>	178

## **Referenced Documents**


1- MindShare - PCI Express Technology 3.0.

[https://www.mindshare.com/Books/Titles/PCI\\_Express\\_Technology\\_3.0](https://www.mindshare.com/Books/Titles/PCI_Express_Technology_3.0)

2- PCI Express® Base Specification Revision 5.0 Version 1.0

# Overview

## ❖ High-Level overview:



- Physical layer is the lowest layer in PCIe architecture as TLP and DLLP packets are forwarded down from Data Link Layer for transmission over link and forwarded up to the Data Link Layer at the Receiver so, Physical Layer isolate Transaction and Data Link Layer from signaling technology used for link data interchange.

## ❖ Features and limitations:

<b><u>Supported Features</u></b>	<b><u>Non-Supported Features</u></b>
Link Recovery	Lane Reversal Features
Operating at 32 lanes or 1 lane	Intermediate lane configuration
SKP removal	Compliance substate in polling state
Inclusion of 128/130 encoding	Hot Reset, Disable states
Inclusion of elastic buffer	Bad packets
SERDES Interface	Loopback state
Lane-Lane De-skew	Low Power states
DC-Balance	Downstream ports
Receiver error reporting	
Compatibility with GEN 1	
Support Upstream ports	
PIPE Standard interface	


## ❖ Dependencies and Assumptions

- Fixed data bus with the data link layer of 32 bytes.
- Fixed data bus with 8 bits with PIPE interface in each lane.
- Throttling the data link layer when needed.
- Maximum number of lanes is 32.
- Start sending TLP packet even though the whole packet is not sent from data link layer yet.
- All errors are considered receiver errors.
- Data link layer discards the packet associated with a reported error.
- TX, RX Buffers are flushed when Receiver error.
- PIPE is responsible for implementing Encoding and Decoding blocks in lower GEN.

## ❖ Functional description

### 1. Transinmter (TX)


- TX Architecture



- TX Overview

- The functions of the TX block can be summarized in the following points:
  1. Receive the packets from the data link layer either it is TLP or DLLP.
  2. Capsulate the TLP and DLLP with control characters (STP - SDP - END - EDB).
  3. Send the ordered set packets from the LTSSM if it enabled the Frame control.
  4. Handle the priority between the packets coming from the data link layer and the packets from LTSSM.

5. If there is no data from the data link layer and LTSSM, it should send logical idle on the lane.
6. Organize the Framed data on the supported lanes with certain format.
7. Scrambling the data on each lane to avoid crosstalk noise or electromagnetic interference.
8. Encoding the data on each lane to maintain DC balancing



- **TX Interface with PIPE & LTSSM & Data Link Layer**

### A. Interface with Data Link Layer

Name	Direction	Size	Description
I_PHY_PKT_TX	Input	256 bits	Input from the data link layer The data which comes from the data link layer. If the packet is more than 32 Bytes, each 32 bytes of it comes in a single clock cycle.
Throttle	Output	1 bit	Output to the data link layer The full buffer indicator
I_PKT_Type_TX	Input	1 bit	Input from the data link layer It determines whether the packet is TLP or DLLP. 1 for TLP and 0 for DLLP.
I_SOP_TX	Input	1 bit	Input from the data link layer The start of packet indicator.
I_Last_Byte_TX	Input	5 bits	Input from the data link layer It determine the Last byte of the packet to insert the END control character.
I_EOP_TX	Input	1 bit	Input from the Data link Layer. The end of packet indicator.
I_PKT_Valid	Input	1 bit	Input from the data link layer Write enable of the buffer. When it is 1, the data link layer inserts the packet in the buffer.
I_PKT_Length_TX	Input	11 bits	Input from the data link layer It determine the length of the packet as we dispense with end character in higher GEN'S.

## B. Interface with LTSSM

Name	Direction	Size	Description
I_Os_data	Input	3 bits	Input from LTSSM It determine the supported number of lanes.
I_Os_enable	Input	1 bit	Input from LTSSM It enable the frame control to send order sets on the link. .
I_Num_Lanes	Input	5 bit	Input from LTSSM It determine the supported number of lanes.
I_EN	Input	1 bit	Input from LTSSM It enable all TX path blocks to operate.
Soft_RST_blocks	Input	1 bit	Input from LTSSM to soft reset TX Buffer in Link retrain due to error handling.
Idle_CNT_enable	Input	1 bit	Input from LTSSM to enable IDL counter to count until 16 counts.
IDL_rst	Input	1 bit	Input from LTSSM to reset IDL counter.
o_Sync_Sel	Output	1 bit	Output from TX to enable OS_creator to send OS's.
back_pressure	Output	1 bit	Output from TX to enable OS_creator to send OS's.
ack_done	Output	1 bit	Output from TX to ack LTSSM that we have completed already 16 counts.


## C. Interface with PIPE

Name	Direction	Size	Description
TX_DATA	Output	8 bits	Output to PIPE Data transmitted on the link.
valid_data	Output	1 bit	Output to PIPE to valid data transmitted to PIPE to enable PIPE

			send accumulated location in case of back pressure in PIPE Standard interface.
<b>o_D_K</b>	Output	1 bit	Output to PIPE to indicate the Data transmitted that it's control characters or data in LOW GEN.
<b>TxSyncHeader</b>	Output	2 bits	Output to PIPE to indicate the transmitted data that it is OS's or Data in HIGH GEN in PIPE Standard interface.
<b>TxStartBlock</b>	Output	1 bit	Output to PIPE to indicate the Start of the block in PIPE Standard interface.

## 2. Receiver (RX)


- RX Architecture



- **RX Overview**

- The functions of the RX block can be summarized in the following points:
  1. Receiving the packets and bypassing them to the data link layer either it is TLP or DLLP.
  2. Filter the TLP and DLLP from framing (STP - SDP).
  3. Bypass the ordered set packets to the LTSSM.
  4. Descrambling the data on each lane to avoid crosstalk noise or electromagnetic interference.
  5. Performing the block alignment process to determine the start of a block and remove the sync header.
  6. Removing SKP symbols, when the difference between the local clock and the recovered clock exceeds a certain threshold to avoid buffer overflow.
  7. Achieving the process of the lane-to-lane deskew, so that all lanes are aligned.
  8. Reporting the detection of an error to the LTSSM to initiate the recovery process.

- RX Interface with PIPE & LTSSM & Data Link Layer



### A. Interface with Data Link Layer

Name	Direction	Size	Description
<b>Data_Out</b>	Output	256 bits	<b>Output to the data link layer</b> The data which is sent to the data link layer. If the packet is more than 32 Bytes, each 32 bytes of it are sent in a single clock cycle.
<b>O_Type</b>	Output	1 bit	<b>Output to the data link layer</b> It determines whether the packet is TLP or DLLP. 1 for TLP and 0 for DLLP.

<b>O_Sop</b>	Output	1 bit	<b>Output to the data link layer</b> The start of packet indicator.
<b>O_Last_Byte</b>	Output	5 bits	<b>Output to the data link layer</b> It indicates how many bytes of the Data_Out are valid data locations.
<b>O_End_Valid</b>	Output	1 bit	<b>Output to the data link layer</b> It determine whether the Data_Out contains the end of a packet or not.
<b>O_Length</b>	Output	11 bits	<b>Output to the data link layer</b> It determine the length of the packet as we dispense with end character in higher GEN'S.
<b>O_Empty</b>	Output	1 bit	<b>Output to the data link layer</b> It tells the data link layer that the buffer is empty.

## B. Interface with LTSSM.

<b>Name</b>	<b>Direction</b>	<b>Size</b>	<b>Description</b>
<b>type_IDL_TS</b>	Input	1 bit	<b>Input from the LTSSM</b> Asserted when an OS is received in L0, to set the PIPE counter to 1 to decode the proceeding OSs correctly.
<b>Soft_RST_blocks</b>	Input	1 bit	<b>Input from the LTSSM</b> Asserted in the recovery process to reset the states of all RX blocks, and clear all the buffers
<b>PIPE_CNT_RST</b>	Input	1 bit	<b>Input from the LTSSM</b> Asserted to Reset the PIPE Counter in specific LTSSM transitions.
<b>rst_BA</b>	Input	1 bit	<b>Input from the LTSSM</b> Asserted when the LTSSM transitions from L0 to the recovery state, used to clear the error of the Block Alignment block.
<b>i_Lanes</b>	Input	1 bit	<b>Input from the LTSSM</b>


			Indicates the number of configured lanes during the link training process. 1'b1: 32 lanes 1'b0: 1 lane
<b>i_EN_PF</b>	Input	1 bit	<b>Input from the LTSSM</b> Asserted when the speed change process is completed successfully, and the transition is made again to L0 to enable the processing of the packet filter.
<b>enable_LDS</b>	Input	1 bit	<b>Input from the LTSSM</b> Asserted when the speed change process is completed successfully to enable the process of de-skewing the lanes.
<b>i_EN_BA</b>	Input	1 bit	<b>Input from the LTSSM</b> Asserted when the speed change process is completed successfully to enable the process Block alignment.
<b>Des_Data_Out</b>	Output	256 bits	<b>Output to the LTSSM</b> Descrambled Data passed to the LTSSM.
<b>RX_Error</b>	Output	1 bit	<b>Output to the LTSSM</b> Asserted when an error is detected from the packet filter, lane to lane deskew or the block alignment (e.g: OS without EDS before it, Undefined Sync header)
<b>EIEOS_Flag</b>	Output	1 bit	<b>Output to the LTSSM</b> Asserted when the Packet Filter receives an EIEOS in L0, indicating that the other has entered recovery, so the LTSSM must transition to recovery as well.

### C. Interface with PIPE.

<b>Name</b>	<b>Direction</b>	<b>Size</b>	<b>Description</b>
<b>rx_data</b>	Input	256 bits	<b>Input from PIPE</b> Data received from the link.
<b>PIPE_d_k</b>	Input	32 bits	<b>Input from PIPE</b> Used in lower GENs only, with PIPE Interface Indicates whether the symbol is data or control character.
<b>RXValid</b>	Input	32 bits	<b>Input from PIPE</b> Used in lower GENs only, with PIPE Interface Indicates Symbol lock and valid data on rx_data bus.
<b>RX_Data_Valid</b>	Input	32 bits	<b>Input from PIPE</b> Used in Higher GENs only, with PIPE Interface as it enables the PHY to direct the MAC to disregard the data interface for one clock cycle, due to the sync header removal, When set to one, it indicates that the PHY will utilize the data, and when set to zero, it indicates that the PHY will not utilize the data.
<b>RX_Start_Block</b>	Input	32 bits	<b>Input from PIPE</b> Used in Higher GENs only, with PIPE Interface, it indicates the start of a new 128/130 block.
<b>RX_SYNC_Header</b>	Input	2*32 bits	<b>Input from PIPE</b> Used in Higher GENs only, with PIPE Interface, hold the value of the sync header on the lane, to differentiate whether the upcoming block is data or OS, the signal is meaningful only at the assertion of RX_Start_Block
<b>RX_CLK</b>	Input	1 bit	<b>Input from PIPE</b> RX recovered CLK.
<b>Local_CLK</b>	Input	1 bit	<b>Input from PIPE</b> RX local CLK.

### **3. Link Training Status State Machine (LTSSM)**

- LTSSM Architecture**




- LTSSM Overview**

- The functions of the LTSSM block can be summarized in the following point:
  1. Initialization process of the link.
  2. Training process to make the link ready for Transmission and receiving.
  3. Retraining Process when instructed from data link layer or software.
- These training processes are initiated automatically by the hardware and managed by the LTSSM to achieve multiple things such as:
  1. Bit lock: where the clock and data recovery logic recover the transmitter clock from the incoming bit stream.
  2. Symbol Lock: In 8b/10b encoding, after the bit lock, the receiver can now see the bits coming, but still need to find the boundaries of the symbol (10 bits), as this is the unit the receiver will deal with.
  3. Block Lock: In 128/130b encoding, the receiver needs to find the boundaries of each block, to process the incoming symbols within it.
  4. Link Width: the two connected devices need to negotiate at the link width that they are going to use.

5. Polarity Inversion: The D+ and D- differential terminals of the two connected devices may be reversed, hence this must be detected and solved during link training.
6. Link Data Rate: The two connected devices may support different data rates, as a result these rates must be advertised during link training, to settle on the highest possible rate for both, that makes the link work without any reliability problems.
7. Lane to Lane De-skew: As the connected devices have a parallel connection consisting of multiple lanes, the data may arrive at different times at each lane, and this must be resolved during the training.

- **LTSSM States**



- The LTSSM consists of 11 high level states but the scope of this design is on only 5 of them:
  1. Detect: The initial state, where the device checks whether there is a receiver at the end of the link or not.
  2. Polling: In this state, transmitters and receivers exchange TS1s and TS2s to achieve bit lock, symbol lock(8b/10b), block alignment(128b/130b), resolve polarity inversion and advertise the supported data rates.
  3. Configuration: In this state, transmitters and receivers exchange TS1s and TS2s to determine: the link width, assign lane numbers, and de-skew lane to lane timing differences.
  4. L0: This is the normal, operational state, where TLPs and DLLPs are exchanged between the two connected devices.
  5. Recovery: This state is entered when the link needs retraining, if an error has occurred while in L0, or to recover from low power states, or to change the link speed to a higher rate than 2.5GT/S if a higher speed is supported, or to change link width due to reliability or power management reasons.

- **LTSSM Interface with PIPE & Data Link Layer**

#### A. Interface with Data Link Layer.

Name	Direction	Size	Description
O_Link_Up	Output	1 bit	Informs the data link layer that the training of the link has finished, and the link is now operational, ready to receive data.
O_Retrain_succ	Output	1 bit	Informs the data link layer the retraining has finished successfully.
O_Actual_pwr	Output	2 bits	Informs the Data Link Layer with the power state. 00: L0 01: L0s 10:L1 11:L2
O_enable	Output	1 bit	Asserted when a change has been made to the power state.

<b>I_Pwr_States</b>	Input	2 bits	The data link layer direct the physical layer to a certain power state. 00: L0 01: L0s 10:L1 11:L2
<b>I_enable</b>	Input	1 bit	Asserted by the Data link layer when the value of I_Pwr_states changes.
<b>Retrain</b>	Input	1 bits	Asserted by the data link layer to instruct the physical layer into recovery to retrain the link.
<b>Physical_recovery</b>	output	1 bit	Asserted when a receiver error is detected or an EIEOS is received, which indicates MAC layer has entered recovery.

## B. Interface with PIPE.

<b>Name</b>	<b>Direction</b>	<b>Size</b>	<b>Description</b>
<b>O_St_Detect</b>	Output	1 bit	Directs the PIPE to start receiver detection.
<b>O_E_Idle</b>	Output	1 bit	Forces TX output to electrical Idle
<b>O_Polarity_inv</b>	Output	1 bit	Asks the PIPE to perform polarity inversion on the received data
<b>O_Pwr_Statuses</b>	Output	2 bits	Power the transceiver UP or Down as instructed by the data link layer.
<b>O_rate</b>	Output	2 bits	Controls the link data rate.
<b>O_reset</b>	Output	1 bit	Reset the link
<b>O_Block_align</b>	Output	1 bit	Ask the PYH part to perform the block alignment, used in GEN 3.0 and above.
<b>I_Rcv_Detected</b>	Input	1 bit	Receiver Detected.
<b>I_RX_Valid</b>	Input	1 bit	Symbol lock achieved, and the data received is now valid.
<b>I_RX_Idle</b>	Input	1 bit	Asserted whenever the receiver is detected to be in electrical idle.
<b>I_PhysStatus</b>	Input	1 bits	Asserted when certain PHY functions has been completed, such as power management, receiver detection, and rate change.

## **4. PIPE / SERDES Interface**

- Definitions**

- **PIPE:** Stands for **PHY Interface PCI Express Architecture**, which enables the interaction between the MAC layer (logical part of physical layer) and PHY (electrical part of physical layer)
- **SerDes:** Stands for **Serializer/ De-serializer**, and it also defines the interface between the logical and electrical part of the physical layer, but with more functions included in the logical part than those included in the case of PIPE.

- Design Specific Implementation**

- In the design presented, the support for both interfaces is included, with an assumption that the SERDES support is only for Higher GENs, but the PIPE support is for all GENs.
- Consequently, the additional functions included in the MAC are only implemented for the case of operating at high Data Rate. (i.e: 128/130 bits encoding/ decoding is implemented ,while the 8/10 bits encoding/decoding is assumed to be performed by the PHY).

- Function Discrepancies between PIPE and SERDES**

<b>Function</b>	<b>PIPE</b>	<b>SERDES</b>
<b>128/130 bits encoding/ decoding</b>	Not Included in MAC	Included in MAC
<b>Block Alignment</b>	Not Included in MAC	Included in MAC
<b>Control of Elastic Buffer including SKP removal</b>	Not Included in MAC	Included in MAC

- **Signals Discrepancies between PIPE and SERDES**


Signal	Width	Description	PIPE	SERDES
<b>CLK</b>	1 bit	Local system CLK	✓	✓
<b>Rx CLK</b>	1 bit	Bit wise recovered CLK in RX		✓
<b>TX_Data</b>	256 bits	Output from TX 1 scrambled symbol output from each lane in TX	✓	
<b>Sync_Data</b>	256 bits	Output from TX 1 scrambled and sync_header added symbol from each lane		✓
<b>TX_Start_Block</b>	32 bits	Output from TX Asserted with symbol zero in Data Block	✓	
<b>TX_Sync_Header</b>	2*32 bits	Output from TX Holds the 2 bits sync header that should be added at the start of block in each lane	✓	
<b>RX_Start_Block</b>	32 bits	Input to RX Asserted with symbol zero in Data Block	✓	
<b>RX_Sync_Header</b>	2*32 bits	Input to RX Holds the 2 bits sync header that identifies the type of current input block	✓	
<b>RXValid</b>	32 bits	Input to RX Indicates the Validity of Symbol on each lane in low GENs (symbol and bit lock achievement)	✓	
<b>RX_Data_Valid</b>	32 bits	Input to RX Indicates the validity of Symbol on each lane in High GENs	✓	

<b>O_St_Detect</b>	32 bits	Output to PHY Asserted when there is a need to start the detection of receiver on the lanes	✓	✓
<b>O_E_Idle</b>	32 bits	Output to PHY Forces TX output to electrical Idle	✓	✓
<b>O_Pwr_States</b>	3 * 32 bits	Output to PHY Power the transceiver UP or Down as needed in the different states.	✓	✓
<b>O_rate</b>	2 bits	Output to PHY Controls the link data rate.	✓	✓
<b>I_Rcv_Detected</b>	32 bits	Input to LTSSM Indicates the detection of a receiver on the lane	✓	✓
<b>I_RX_Idle</b>	32 bits	Input to LTSSM Asserted whenever the receiver is detected to be in electrical idle.	✓	✓
<b>I_Phystatus</b>	1 bit	Input to LTSSM Asserted when certain PHY functions has been completed, such as power management, receiver detection, and rate change.	✓	✓

## ❖ Detailed Description

### 1. Transmitter Blocks

#### 1.1. Tx Buffer



#### • Description

- This Buffer is a Sync FIFO that required to allow for continuous flow of data from DL,L even when physical layer is busy sending OSs, and to accommodate for the halting resulting from 128b/130b encoding scheme.
- The size of Buffer contain width (32 Byte (Data) + 19 bits (packet indicators)) and depth 16 location that calculated according to 16 cycle for sending SKP Symbols as no need to stop DLL this long period although we can halt them in other situations if the Buffer is full.

- **Working Mechanism**


- Each location in the buffer could contain 32 byte valid data along with some control signals as provided by DLL, which are **i\_SOP**, **i\_Last\_Byte**, **i\_End\_Valid**, **i\_Type** and **i\_Length** .
- There exists a read pointer that is controlled by the Tx internal logic and a write pointer that is controlled by the data link layer
- To enable reading from the buffer a read enable signal (**i\_RD\_EN**) should go high and (**i\_WR\_EN**) to enable writing in the Buffer.
- Buffer outputs empty (**o\_Empty**) signal to indicate that no more TLPs or DLLPs are ready.
- Buffer outputs full signal (**o\_Full**) to stop DLL from inserting more data into the buffer to avoid overflow and loss of data.

- **Ports**

Name	Direction	Size	Description
<b>CLK</b>	Input	1 bit	TX CLK
<b>RST</b>	Input	1 bit	Global Reset signal
<b>i_Data</b>	Input	256 bits	Input Data bus from Data-Link layer.
<b>i_SOP</b>	Input	1 bit	Input from DLL 1- Start indicator from Data-Link layer. Goes high when I_Data represents a start of a new packet.
<b>i_Last_Byte</b>	Input	5 bits	Input from DLL 1- End of packet pointer. Indicates which byte in the 32 bytes of the current I_Data represents the end of the packet.
<b>i_End_Valid</b>	Input	1 bit	Input from DLL - Goes high when packet ends by the current I_Data to validate reading I_EOP
<b>i_Type</b>	Input	1 bit	Input from DLL 1- Indicates whether I_Data is a TLP or DLLP. 2- A value of 1 indicates a TLP A value of 0 indicates a DLLP.
<b>i_Length</b>	input	11 bits	Input from DLL -Represents the total size of the TLP that I_Data is part of, to be considered in framing tokens.

<b>i_WR_EN</b>	Input	1 bit	Input from DLL -Enables inserting new data into the buffer.
<b>i_RD_EN</b>	input	1 bit	Input from TX_Framing to enable reading the next location.
<b>Soft_RST_blocks</b>	input	1 bit	Input from LTSSM to reset the Buffer in case Error Handling.
<b>o_Data</b>	output	256 bits	Output Data location of the buffer.
<b>o_SOP</b>	output	1 bits	Output start indicator for each location.
<b>o_Last_Byte</b>	output	5 bits	Output end placement indicator for each output location.
<b>o_End_Valid</b>	output	1 bits	Validates o_Last_Byte for each output location
<b>o_Type</b>	output	1 bits	1- Output packet type for each location 2- Indicates whether Data_Out is a TLP or DLLP. 3- A value of 1 indicates a TLP A value of 0 indicates a DLLP.
<b>o_Length</b>	output	11 bits	Output packet length for each location.
<b>o_Empty</b>	output	1 bit	Goes high when buffer is empty
<b>o_Full</b>	output	1bit	Goes high when buffer is full

## **1.2. Tx Framing**



- Description**

- This block is the main data supplier to all blocks in the TX architecture. It is responsible for framing the packets received from DLL according to certain framing rules. It also decides when to send the scheduled OSs so as not to interrupt a data block or a packet that has been started already. It sends logical idles when the buffer that contains received packets from DLL is empty and there are no scheduled OSs.

- Working Mechanism**

- It inserts STP,SDP tokens to the input data (**Buffer\_Data**) according to the value of (**SOP, i\_Last\_Byte ,End\_Valid and Length, Type**) signals
- Since, the block itself adds additional bytes due to framing tokens, buffering (2 bytes) is needed inside in case TLP packets so, we add Framing Buffer block.
- When the buffer is empty, as indicated from (**i\_Buffer\_Empty**) signal, there are no ordered sets to be sent, as indicated from the

(**i\_Os\_Enable**) signal, and no remaining bytes are buffered inside, it starts sending logical idles.

- When operating at 8GT/S or higher, as indicated from the (**i\_Gen\_Lanes**) signal, and when the (**i\_Os\_Enable**) signal is asserted, it uses the (**i\_Symbol\_Num**) signal to decide whether it can send the EDS token to end the current data stream and start sending the scheduled OS, or it should keep on sending data or idles until the (**i\_Symbol\_Num = 15**) in case 32 lane and (**i\_Symbol\_Num = 12**) in case 1 lane.
- It asserts the (**o\_Sync\_Sel**) signal when sending OSs to be used by the Sync\_Logic block and OS\_Creator block ,Since the assertion of (**i\_Os\_Enable**) does not necessarily mean that OSs transmission is to be started right away.
- The input (**i\_EN**) signal is needed to stop the flow of output data there is a back pressure due to the accumulation of bits in the sync\_logic block and then it should stop reading any more data from TX\_Buffer by de-asserting the (**i\_Buffer\_R\_EN**) signal.

## • Ports


Name	Direction	Size	Description
<b>CLK</b>	Input	1 bit	TX CLK
<b>RST</b>	Input	1 bit	Global Reset signal
<b>i_Buffer_Data</b>	Input	256 bits	Input Data to from Tx_Buffer
<b>i_SOP</b>	Input	1 bit	-Start indicator for each 32 bytes of Buffer_Data
<b>i_Last_Byte</b>	Input	5 bits	End indicator for last Byte in last location of packet of Buffer Data.
<b>i_End_Valid</b>	Input	1 bit	Validates o_Last_Byte for each 32 bytes of Buffer_Data
<b>i_Type</b>	Input	1 bit	packet type for each 32 bytes of Buffer_Data
<b>i_Length</b>	input	11 bits	packet length for each 32 bytes of Buffer_Data
<b>i_K</b>	Input	1 bit	Indicator From LTSSM for Control characters of OS.
<b>i_Buffer_Empty</b>	Input	1 bit	Goes high when buffer is empty
<b>i_OS</b>	Input	256 bits	OS symbols as provided from LTSSM
<b>i_Os_Enable</b>	Input	1 bits	Goes high when an OS is scheduled
<b>i_Gen_Lanes</b>	input	2 bits	Indicates the configured generation and the number

			of lanes after finishing link training 1- 00 (Gen1 or Gen2 and 32 lanes) 2- 10 (Gen3 or higher and 32 lanes) 3- 01 (Gen1 or Gen2 and 1 lane) 11 (Gen3 or higher and 1 lane)
<b>i_EN</b>	Input	1bit	An enable signal to the whole logic
<b>i_Symbol_Num</b>	Input	4bits	Counter for each Symbol in the block from Sync Logic.
<b>o_Framed_Data</b>	Output	256bits	Output data after framing to be sent to byte_striping
<b>o_Buffer_R_EN</b>	Output	1bit	Enables reading more data from TX_Buffer
<b>o_D_K</b>	Output	1bit	Indicate that the output is Data or Control.
<b>o_Idle_indicator</b>	Output	1bit	Goes high when starting sending logical idle
<b>o_Sync_Sel</b>	Output	1bit	Goes high when transitioning to send OSs instead of Data so that it could be used by Sync_Logic

- **Implementation**


- **TX\_Framing TOP**

- TX Framing in our design Supports Gen1,2 in Training sequence only and Gen 3,4,5 in training sequence and data transmission in case 32 lane and 1 lane so we needed multiplexer to out (**Fram Sel**) from Gen3\_32 lane or Gen\_3\_1 lane or Gen1,2 according to (**i\_Gen\_Lanes**).
- We need another multiplexer to out (**o\_Framed\_Data**) from Framed\_Data\_32 or Framed\_Data\_1 or IDLES or OS according to (**Fram Sel**).
- (**o\_D\_K**) signal is asserted in case Gen1,2 and there are OS to be sent that is control characters.
- And these internal outputs controlled and out by GEN3\_TOP




## ○ Gen3 TOP

- Gen3\_Top form the Tokens and control the output framed data to frame the packets according to packet indicators and logic of each block and is divided into 2 parts as first part to control and out the framed data in 32 lane and second part to control and out the data in 1 lane but out the read enable, IDLE Indicator and sync sel by Oring each of them in 1 lane and 32 lane



- **Tokens**



- **Description**

- Tokens is required to form the tokens of packets (STP – SDP – EDS – IDLES) as these tokens is divided into fields that need some logic to calculate it like Frame CRC or Frame Parity and so on.

- **Working Mechanism**


- Tokens take the inputs (**i\_Length**) and (**i\_Sequence\_Number**) as a part of Received data from TX\_Buffer (first 12 bits) and send ready Tokens to be used in FSMs.
- Tokens Form each token by concatenating the header with other tokens field that need some of logic to calculate it like Frame CRC that is XORING the length or concatenating the header only like SDP Token.

- **Ports**

Name	Direction	Size	Description
<b>i_Length</b>	input	11 bits	packet length for each 32 bytes of Buffer_Data
<b>i_Sequence_Number</b>	Input	12 bits	Part of the input received data from TX_Buffer and is used to form STP Token

<b>O_STP</b>	Output	32 bits	STP Token to frame TLP packets and input to FSMs of Frame.
<b>O_SDP</b>	Output	16 bits	SDP Token to frame DLLP packets and input to FSMs of Frame.
<b>O_EDS</b>	Output	32 bits	EDS Token to End the block and send OS in the next block and input to FSMs of Frame.
<b>O_IDLE</b>	Output	8 bits	IDLE Token to send when there are no Data or OS to be sent.

- **Counter**



- **Description**

- Counter is required to communicate with FSM 1 lane as we need to count each symbol of Tokens to start to send Data or OS or count each symbols of length of packets to finish packet and start new packet.

- **Working Mechanism**


- Counter is used in States STP and SDP and EDS as it take its inputs according to each state such that (**i\_CNT\_END\_Val**) to be equal with last symbol of token and out (**o\_CNT\_Done**) when reach to this count or It take the count enable if it doesn't reach to last count.

- Counter can start counting from certain count when using (**i\_CNT\_RST\_Val**) to start with it and use the soft reset.

- **Ports**

<b>CLK</b>	Input	1 bit	TX CLK
<b>Hard_RST</b>	Input	1 bit	Global Reset signal
<b>Soft_RST</b>	Input	1 bit	Enable to start count from certain value.
<b>i_CNT_EN</b>	Input	1 bit	Enable to continue counting.
<b>i_CNT_END_Val</b>	Input	5 bits	Value of the Last count to out the count Done.
<b>i_CNT_RST_Val</b>	input	5 bits	Start value of counter in case Soft RST.
<b>o_CNT_Done</b>	Output	1 bit	End indicator of the Last count.
<b>o_Count</b>	Output	5 bits	Indicate the current count.

- **Framing Buffer**



- **Description**


- Framing Buffer is required to store the Last 2 bytes of Data due to the 2 bytes of Tokens that we add at the start of TLP packet so we need the Buffer.

- **Working mechanism**

- We enable the writing operation using sig (i\_Fram\_Buff\_W\_EN) in case Start of TLP Packet with Length > 6 DW that sent on more than location.
- After storing the 2 bytes the next cycle we concatenate the data stored in buffer with new location and store another 2 bytes if exist.
- It's required only in 32 lane states as in one lane we send byte by byte.


- **Ports**

<b>CLK</b>	Input	1 bit	TX CLK
<b>RST_L</b>	Input	1 bit	Global Reset signal
<b>i_Fram_Buff_W_EN</b>	Input	1 bit	Enable writing data
<b>i_Fram_Buff_Data</b>	input	16 bits	Writing Data that stored in Buffer.
<b>o_Fram_Buff_Data</b>	output	16 bits	Reading Stored Data from Buffer.



- **Description**

- FSM\_32 is required to control Framing Data in case 32 lane as it's responsible to out the final Form of data framed by Tokens and out the Fram Sel to out Data or out OS's in case there's OS's need to be sent or IDLES in case there's no ready Data nor OS's.



- **Working mechanism**

- FSM\_32 takes the ready Tokens from Tokens module and concatenate the Tokens with Data from TX Buffer and store the last 2 bytes in Framing Buffer in case of Large packet and read them and concatenate in next cycle and output (**o\_Buff\_R\_EN**) after reading each location and out (**o\_IDLE\_Indicator**), (**o\_Sync\_Sel**) to Sync logic and timer according to the states as shown below
- **Reset:** The initial State, and remain in this state until LTSSM enable the TX\_Framning block so, we move to **Send\_OS** State and all outputs take the default values.
- **Send\_Os:** in this state, we send OSs that received From LTSSM until *i\_Os\_ENABLE* = 0 so no ready OS to be sent so, we move to **Idle\_S\_PKT** to send Data or IDLES.


- **Idle\_S\_PKT**: in this state, we send IDLES if no ready data in TX Buffer or Send small packet that can be sent in one location and if the packet is sent on more than one location we send the first location then move to (**L\_PKT**) state and we move to (**Send\_Os**) state when (**i\_Os\_Enable** = 1) and this is the last symbol or move to (**Idle\_To\_End**) state if the next packet not fit the block.
- **L\_PKT**: in this state, we send Large packets that can be sent in more than location and move to (**Send\_Os**) if there is ready ordered sets and this is the last symbol and fit in the block or move to (**Idle\_To\_End**) state if the the next packet not fit the block or move to (**Idle\_S\_PKT**) if the packet has been finished and there's no ready OS's.
- **Idle\_To\_End**: in this state, we send Idle until Last symbol we Frame it with EDS token and move to (**Send\_Os**) state.

- **Ports**

CLK	Input	1 bit	TX CLK
RST	Input	1 bit	Global Reset signal
i_Buffer_Data	input	256 bits	Input Data to from Tx_Buffer
i_SOP	input	1 bit	-Start indicator for each 32 bytes of Buffer_Data
i_Last_Byte	input	5 bits	End indicator for last Byte in last location of packet of Buffer Data.
i_End_Valid	input	1 bit	Validates o_Last_Byte for each 32 bytes of Buffer_Data
i_Type	input	1 bit	packet type for each 32 bytes of Buffer_Data
i_Length	input	11 bits	packet length for each 32 bytes of Buffer_Data
i_Buffer_Empty	input	1 bit	Goes high when buffer is empty
i_Fram_Buff_Data	input	16 bits	Data Stored in Framing Buffer.
i_STP	input	32 bits	STP Token to frame TLP packets.
i_SDH	input	16 bits	SDH Token to frame DLLP packets.
i_EDS	input	32 bits	EDS Token to End the block and send OS in the next block.

<b>i_IDLE</b>	input	8 bits	IDLE Token to send when there are no Data or OS to be sent.
<b>i_Os_Enable</b>	input	1 bits	Goes high when an OS is scheduled
<b>i_EN</b>	input	1bit	An enable signal to the whole logic
<b>i_Symbol_Num</b>	input	4bits	Counter for each Symbol in the block from Sync Logic.
<b>o_Buffer_R_EN</b>	output	1bit	Enables reading more data from TX_Buffer
<b>o_Idle_indicator</b>	output	1bit	Goes high when starting sending logical idle
<b>o_Sync_Sel</b>	output	1bit	Goes high when transitioning to send OSs instead of Data so that it could be used by Sync_Logic
<b>o_Framed_Data</b>	output	256 bits	Output data after framing to be sent to byte_striping
<b>o_Fram_Sel</b>	output	2 bits	Output sel to select the output Frame Data and encoded as: 00 : IDLE 01: OS 10: FRAM_32 11: FRAM_!
<b>o_Fram_Buff_W_EN</b>	output	1 bit	Enable writing data in Framing Buffer
<b>o_Fram_Buff_Data</b>	output	16 bits	Writing Data that stored in Buffer.


## ○ **FSM\_1**



- **Description**

- **FSM\_1** is required to control Framing Data in case 1 lane as it's responsible to out the final Form of data framed by Tokens and out the Fram Sel to out Data or out OS's in case there's OS's need to be sent or IDLES in case there's no ready Data nor OS's.

- **Working mechanism**



- FSM\_1 takes the ready Tokens from Tokens module and concatenate the Tokens with Data from TX Buffer and communicate with the counter to count each Token that take 4 cycle to be sent for example and output (**o\_Buff\_R\_EN**) after reading each location and out (**o\_IDLE\_Indicator**), (**o\_Sync\_Sel**) to Sync logic and timer according to the states as shown below:
- **Reset:** The initial State, and remain in this state until LTSSM enable the TX\_Framning block so, we move to Send\_OS State and all outputs take the default values.


- **Send\_Os**: in this state, we send OSs that received From LTSSM until *i\_Os\_Enable* = 0 so no ready OS to be sent so, we move to (**Tokens**) to send Data or IDLES.
- **Tokens**: in this state, we calculate the logics of packet indicators and move to the next state according to Type of packet as we move to (**STP**) if TLP packet or move to (**SDP**) if DLLP packet or move to (**EDS**) if there are Os's to be sent and symbol num = 12.
- **STP**: in this state, we send STP token in 4 cycles so we need counter to count the cycles and if count = 3 we move to send (**Data**) of TLP packet.
- **SDP**: in this state, we send SDP token in 2 cycles so we need counter to count the cycles and if count = 2 we move to send (**Data**) of DLLP packet.
- **EDS**: in this state, we send EDS token in 4 cycles so we need counter to count the cycles and if count = 3 we move to (**Send\_Os**).
- **Data**: in this state, we send the data of any packets until the packet finished and move to (**Tokens**) to check them again.

- **Ports**

CLK	Input	1 bit	TX CLK
RST	Input	1 bit	Global Reset signal
<i>i_Buffer_Data</i>	input	256 bits	Input Data to from Tx_Buffer
<i>i_SOP</i>	input	1 bit	-Start indicator for each 32 bytes of Buffer_Data
<i>i_Last_Byte</i>	input	5 bits	End indicator for last Byte in last location of packet of Buffer Data.
<i>i_End_Valid</i>	input	1 bit	Validates <i>i_Last_Byte</i> for each 32 bytes of Buffer_Data
<i>i_Type</i>	input	1 bit	packet type for each 32 bytes of Buffer_Data
<i>i_Length</i>	input	11 bits	packet length for each 32 bytes of Buffer_Data
<i>i_Buffer_Empty</i>	input	1 bit	Goes high when buffer is empty
<i>i_CNT_Done</i>	input	1 bit	End indicator of the Last count.
<i>i_Count</i>	input	5 bits	Indicate the current count.
<i>i_SD</i>	input	16 bits	SDP Token to frame DLLP packets.
<i>i_EDS</i>	input	32 bits	EDS Token to End the block and send OS in the next block.

<b>i_IDLE</b>	input	8 bits	IDLE Token to send when there are no Data or OS to be sent.
<b>i_Os_Enable</b>	input	1 bits	Goes high when an OS is scheduled
<b>i_EN</b>	input	1bit	An enable signal to the whole logic
<b>i_Symbol_Num</b>	input	4bits	Counter for each Symbol in the block from Sync Logic.
<b>o_Buffer_R_EN</b>	output	1bit	Enables reading more data from TX_Buffer
<b>o_Idle_indicator</b>	output	1bit	Goes high when starting sending logical idle
<b>o_Sync_Sel</b>	output	1bit	Goes high when transitioning to send OSs instead of Data so that it could be used by Sync_Logic
<b>o_Framed_Data</b>	output	256 bits	Output data after framing to be sent to byte_striping
<b>o_Fram_Sel</b>	output	2 bits	Output sel to select the output Frame Data and encoded as: 00 : IDLE 01: OS 10: FRAM_32 11: FRAM_!
<b>o_CNT_RST</b>	output	1 bit	Enable to start count from certain value.
<b>o_CNT_EN</b>	output	1 bit	Enable to continue counting.
<b>o_CNT_END_Val</b>	output	5 bits	Value of the Last count.
<b>o_CNT_RST_Val</b>	output	5 bits	Start value of counter in case Soft RST.

### **1.3. Byte Stripping**




- **Description**

- Byte striping block is needed for wide links (the port supports more than one Lane). Striping is the process of routing each outgoing character in a character stream onto a consecutive Lane. During the Link training process, the number of Lanes that are used is configured according to what both of the devices sharing the Link support.
- The supported lane widths in our implantation are 1 lane and 32 lanes. Thus, N is either 1 or 32.

- **Ports**

Name	Direction	Size	Description
Frammed_Data	Input	256 bits	output from Tx_Framing
I_D_K	Input	32 bits	output from Tx_Framing (Data_Control for Gen1,2 )
Symbol	Output	8 bits	input to scrambler on each lane.
O_D_K	Output	1 bit	input to scramble (Gen1,2) on each lane.

## 1.4. Scrambler



- Description

- The scrambler plays a significant role in avoiding the creation of pure tones on the link, which results from repetitive patterns. The implementation of the Scrambler is LFSR based. In case of GEN 3 and higher (128b/130b encoding), the scrambler needs to address some issues that were handled by the encoder of lower generations (8b/10b) such as: DC balance, and enough transition edges at the receiver to recover the transmitter clock.

- Working mechanism

- The scrambling rules implemented for lower generations are:
  - a. Scrambling is never applied to the 'K' characters, and the characters within the ordered sets such as TS1s, TS2s, EIOSs,... And this is to ensure that they will be recognized by the receiver even if the scramblers get out of sequence.
  - b. The COM character is used to reinitialize the LFSR to FFFFh at both transmitter and receiver.
    - The scrambling rules implemented for higher generations are:


- a. The transmitter and receiver LFSR are reset with the last symbol of the EIEOS.
- b. TS1s and TS2s ordered sets have a special treatment: symbol 0 bypasses scrambling, symbols 1 to 13 are scrambled and symbols 14 and 15 may be scrambled or not depending on the state of the DC balance.
- c. All symbols of the ordered sets: FTS, SDS, EIOS, EIEOS, and SOS bypass scrambling, but they advance the LFSR except for the SOS.
- d. All data block symbols are scrambled and advance the LFSR.
- e. Symbols are scrambled in little-endian order.
- f. The seed value for a per lane LFSR depends on the lane number assigned during the link training.
- g. The scrambler cannot be disabled as in lower GENs, as the link would not operate reliably without, as it handles the DC balance and the density of transitions for clock recovery.

- **Ports**


Name	Direction	Size	Description
<b>TX_CLK</b>	Input	1 bit	Transmitter clock
<b>Rst</b>	Input	1 bit	System asynchronous reset
<b>d_K</b>	Input	1 bit	Indicates whether the symbol is data character or control character. 0: data character 1: (K) control character
<b>SyncHeader</b>	Input	1 bit	Indicate the block type for GEN3: 1'b0: Ordered Set 1'b1: Data
<b>count</b>	Input	3 bits	Indicate the current symbol number in the block.
<b>Sc_Data</b>	Input	8 bits	The input data in each lane after the TX framing.
<b>GEN</b>	Input	1 bit	The current generation.
<b>seed</b>	Input	24 bits	The initial values of the LFSR coming from the LTSSM.
<b>back_pressure</b>	Input	1 bit	The back pressure coming from the buffer logic.
<b>Sc_Data_Out</b>	Output	8 bits	The scrambler data which is the output of the LFSR xored with the input data or the original data if it bypassed the LFSR.

- Implementation

- Scrambler Top



- Scrambler Control block



- **Description**

- The control logic is responsible for the resetting of the LFSR as well as the enabling signal for the LFSR at higher generations (LFSR\_8\_gen3). It doesn't control the scrambling enable of the lower generation as in the lower generations the d\_K signal (data or control) specifies whether the input data is scrambled or not unlike the case in higher generations which requires a set of restricting rules.
- 


- **Working Mechanism**

- It controls whether the LFSR of generation 3 and above is allowed to scramble the data according to the specified rules or to bypass the data as it is.
- Moreover, it controls whether the LFSR is reset or not. For instance, if a COM character appears at any lane the LFSR\_8 (for lower generations) , LFSR\_RST will reset the registers inside the LFSR\_8. While at higher generations if the last symbol of EIOS appeared the LFSR\_RST will reset the registers inside the LFSR\_8\_gen3.

- **Ports**

Name	Direction	Size	Description
SyncHeader	Input	1 bit	Indicate the block type for GEN3: 1'b0: Ordered Set 1'b1: Data
Count	Input	3 bits	Indicate the current symbol number in the block.
Sc_Data	Input	8 bits	The input data in each lane after the TX framing.
GEN	Input	1 bit	The current generation.
LFSR_RST	Output	1 bit	For resetting the LFSR when a COM character appears or at the end of EIOS.
scrambling_enable	Output	1 bit	For enabling the scrambling in higher generations.

- **LFSR\_8 Block**



- **Description**

- The name LFSR\_8 is created as each lane has an incoming data of 8 bits and these bits are xored with the output of the LFSR which is the advanced 8 bits of the LFSR.
- LFSR\_8 block is used only for lower generations (Gen 1 and 2).


- **Working Mechanism**

- It's made of a 16-bit Linear Feedback Shift Register (LFSR) with feedback points that implement the following polynomial:  $G(X) = X^{16} + X^5 + X^4 + X^3 + 1$
- Since the input data is 8 bits, it needs 8 output bits to be xored with, however the LFSR outputs 1 bit each clock. The issue can be solved by advancing the LFSR 8 times each cycle, thus the input data is xored each cycle with the 8 outputs from the LFSR.

- **Ports**

Name	Direction	Size	Description
LFSR_RST	Input	1 bit	For resetting the LFSR when a COM character appears.
TX_CLK	Input	1 bit	Transmitter clock
Rst	Input	1 bit	System asynchronous reset
LFSR_out_8	Output	8 bits	The output from the LFSR of lower generations.

- **LFSR\_8 MUX**




- **Description**

- The output for the MUX is whether the original data without scrambling or the xoring of the LFSR\_8 output with the incoming data. The selection is based on the d\_K signal which specifies if the symbol id data or control symbol. If it's a control symbol, it bypasses scrambling. Otherwise, the symbol is scrambled.

- **Ports**

Name	Direction	Size	Description
LFSR_out_8	Input	8 bits	The output from the LFSR of lower generations.
d_K	Input	1 bit	Indicates whether the symbol is data character or control character. 0: data character 1: (K) control character
Sc_Data	Input	8 bits	The input data in each lane after the TX framing.
Data_out_gen_low	Output	8 bits	The scrambled output at lower generations

- **LFSR\_8\_gen3 block**



- **Description**

- The name LFSR\_8\_gen3 is created as each lane has an incoming data of 8 bits and these bits are xored with the output of the LFSR which is the advanced 8 bits of the LFSR.
- LFSR\_8\_gen3 block is used only for higher generations (Gen 3 and above).


- **Working Mechanism**

- It's made of a 16-bit Linear Feedback Shift Register (LFSR) with feedback points that implement the following polynomial:  $G(X) = X^{23} + X^{21} + X^{16} + X^8 + X^5 + X^2 + 1$
- Since the input data is 8 bits, it needs 8 output bits to be xored with, however the LFSR outputs 1 bit each clock. The issue can be solved by advancing the LFSR 8 times each cycle, thus the input data is xored each cycle with the 8 outputs from the LFSR.

- **Ports**

Name	Direction	Size	Description
LFSR_RST	Input	1 bit	For resetting the LFSR at the end of EIOS.
TX_CLK	Input	1 bit	Transmitter clock
rst	Input	1 bit	System asynchronous reset
seed	Input	24 bits	The initial values of the LFSR.
back_pressure	Input	1 bit	The back pressure coming from the buffer logic.
LFSR_out_8_gen3	Output	8 bits	The output from the LFSR of higher generations.

- **LFSR\_8\_gen3 MUX**




- **Description**

- The output for the MUX is whether the original data without scrambling or the xoring of the LFSR\_8\_gen3 output with the incoming data. The selection is based on the scrambling\_enable from the control block which specifies if the symbol will bypass scrambling or not based on certain rules.

- **Ports**

Name	Direction	Size	Description
LFSR_out_8_gen3	Input	8 bits	The output from the LFSR of higher generations.
scrambling_enable	Input	1 bit	From the control logic to let the scrambled data or the original data to .
Sc_Data	Input	8 bits	The input data in each lane after the TX framing.
Data_out_gen_high	Output	8 bits	The scrambled output at higher generations

## ○ GEN MUX




### • Description

- The MUX selects the output from the LFSR\_8 or LFSR\_8\_gen3 based on the current working generation of the system.

### • Ports

Name	Direction	Size	Description
Data_out_gen_low	Input	8 bits	The scrambled data at lower generations
Data_out_gen_high	Input	8 bits	The scrambled data at higher generations
GEN	Input	1 bit	The current generation.
Data_Out	Output	8 bits	The output data from one of the LFSRs whether it's scrambled or not.

- **DC\_Balance block**



- **Description**

- The two problems that 8b/10b encoding automatically addressed—maintaining DC Balance and offering a sufficient transition density—are addressed by altering the scrambling logic for 128b/130b from earlier PCIe generations.
- DC balance indicates an equal distribution of ones and zeros in the bit stream. This aims to prevent the issue known as “DC wonder,” where the transmission media becomes so heavily biased in favor of one voltage over another due to an excess of ones or zeros that it becomes challenging to flip the signal in the specified period of time.

- **Working Mechanism**


- For each symbol a counter (dc balance) is used to measure the difference between the number zeros and ones in the symbol. This counter accumulates till it reaches the value 511 and it saturates.
- The content of symbols 14 and 15 depends of the dc balance value in which:
  - If the running DC Balance value is > 31 at the end of Symbol 11 and more ones have been sent, Symbol 14 = 20h and Symbol 15 = 08h. If more zeroes have been sent, Symbol 14 = DFh and Symbol 15 = F7h.
  - If the running DC Balance value is > 15, Symbol 14 = the normal scrambled TS1 or TS2 identifier, while Symbol 15 = 08h to reduce the number of ones, or F7h to reduce the number of zeroes in the DC Balance count.

- Otherwise, the normal TS1 or TS2 identifier Symbols will be sent.
- Since symbol 14 can take 2 values only, symb\_14 width is 2 bits. 2'b00 means the scrambled output is 20h while 2'b01 means the scrambled output is DFh. Otherwise, the output is the scrambled data.
- Since symbol 15 can take 2 values only, symb\_15 width is 2 bits. 2'b00 means the scrambled output is 08h while 2'b01 means the scrambled output is F7h. Otherwise, the output is the scrambled data.

- **Ports**

Name	Direction	Size	Description
Sc_Data	Input	8 bits	The input data in each lane after the TX framing.
count	Input	3 bits	Indicate the current symbol number in the block.
Symb_14	Output	2 bits	Indicates that if the dc value > 31 at the end of symbol 11, symbol 14 should take one of these values: 2'b00: 20h 2'b01: DFh Otherwise, symbol 14 is scrambled.
Symb_15	Output	2 bits	Indicates that if the dc value > 15 or the dc value > 31 at the end of symbol 11, symbol 15 should take one of these values: 2'b00: 08h 2'b01: F7h Otherwise, symbol 15 is scrambled.

- **Sc\_Data\_Out MUX**



- **Description**

- The MUX selects the output data from one of the LFSRs or a specified value according to the value of the dc balance block.


- **Working Mechanism**

- The condition that specifies the output is simply done by comparing the current count (symbol count) if its value is 14 or 15 and the output from the dc balance block is 00 or 01 in symb\_14 or symb\_15 signals one of the declared values is forced on the output.
- For instance, if symb\_14 = 2'b00 and count = 4'b1110 the output must be 20h while if symb\_15 = 2'b00 and count = 4'b1111 the output must be 08h.
- The forcing of symbol 14 and 15 is done only at higher generations to maintain the dc balance.
- Otherwise, the output data is the scrambled data from one of the LFSRs.

- **Ports**

Name	Direction	Size	Description
<b>GEN</b>	Input	1 bit	The current generation.
<b>count</b>	Input	3 bits	Indicate the current symbol number in the block.
<b>Symb_14</b>	Input	2 bits	Indicates that if the dc value > 31 at the end of symbol 11, symbol 14 should take one of these values: 2'b00: 20h 2'b01: DFh Otherwise, symbol 14 is scrambled.
<b>Symb_15</b>	Input	2 bits	Indicates that if the dc value > 15 or the dc value > 31 at the end of symbol 11, symbol 15 should take one of these values: 2'b00: 08h 2'b01: F7h Otherwise, symbol 15 is scrambled.
<b>Data_out</b>	Input	8 bits	The output data from one of the LFSRs whether it's scrambled or not.
<b>Sc_Data_Out</b>	Output	8 bits	The final output of the scrambler.

## **1.5. Sync Logic**



- Description**

- This block is responsible for incorporating the sync header, which consists of "10" for ordered sets and "01" for data. Its purpose is to encode the data using the 128b/130b encoding scheme designed for GEN 3 or higher.

- Working Mechanism**

- The data received from the scrambler is fed into this block. And at the start of each new block (a block is 16 bytes), this logic is responsible for appending the sync header and buffering the remaining bits. (e.g. **scrambled\_data**:8'b 10101000 and **sync\_sel**: 1 (ordered\_set), **sync\_data**: 8'b10100010, and the remaining 2'b10 are registered for next transmission).
- After 3 blocks, and at the beginning of the fourth, there will be 6 bits registered from last transmission and there will be a need to insert the sync header, hence the back\_pressure signal is asserted to halt the logic before wards from outputting a new symbol when interacting with the SERDES Architecture, and the PIPE Architecture, additionally if the interface is set to PIPE, the valid\_data signal will be de-asserted for that cycle.
- The enable signal serves to enable the block whenever the negotiated speed is 8GT/s or higher.


- The **sync\_sel** signal defines whether the incoming data is data or ordered set to add the correct sync header accordingly.
- TX\_Start\_Block is asserted with symbol zero in the block in PIPE Architecture.
- TX\_Sync\_Header determines the value of the sync\_header in PIPE Architecture.

- **Ports**


Name	Direction	Size	Description
<b>Clk</b>	Input	1 bit	The transmitter clock
<b>Rst</b>	Input	1 bit	Asynchronous reset
<b>scrambled_data</b>	Input	8 bits	Input Data from scrambler.
<b>sync_sel</b>	Input	1 bit	Input from Tx_Framing, to know which type of sync headers is to be inserted. A value of 0 means a data block (meaning 01 sync header should be inserted) A value of 1 means an OS block (meaning 10 should be inserted)
<b>Enable</b>	Input	1 bit	Asserted when operating at high data rate (32GT/s).
<b>sync_data</b>	Output	8 bits	Output DATA to be sent to the PIPE.
<b>symbol_cnt</b>	Output	4 bits	Indicate the current symbol count in the block.
<b>back_pressure</b>	Output	1 bit	Input to almost all the logic behind to stop progressing to allow sending the accumulated bits.
<b>valid_data</b>	Output	1 bit	Indicate that the current data on the bus is valid, asserted once the block is enabled. Asserted always in SERDES Architecture, while it gets de-asserted one cycle in PIPE Architecture, when the back_pressure is asserted.
<b>TX_Start_Block</b>	Output	1 bit	Indicate the Start of Block in PIPE Architecture
<b>TX_Sync_Header</b>	Output	2 bits	Indicate the value of the Sync header in PIPE Architecture

- **Implementation**

- **Sync Logic TOP**



- **Counter**



- **Description**

- Up counter that keeps track of the current symbol count

- **Working Mechanism**


- The counter starts to count with the **enable** signal asserted and reinitializes each 16 counts, as the block consists of 16 symbols, and whenever the count is zero, the sync header is added.
- when the **reg\_ptr** is six ,a set signal is asserted so that, the next count is one, because the registered six bits will be sent with the

sync header, and symbol zero will be sent the next cycle, and the value of symbol\_cnt will hold the value one as the count will not increment due to the backpressure asserted.

- **Ports**

Name	Direction	Size	Description
clk	Input	1 bit	The transmitter clock
rst	Input	1 bit	Asynchronous reset
enable	Input	1 bit	Asserted when operating at 8GT/S or higher.
reg_ptr	Input	3 bits	Indicate the number of the valid bits in the internal register (8 bits location).
symbol_cnt	Output	4 bits	Indicate the current symbol count in the block.

- **Internal Register**



- **Description**

- Internal register that serves to buffer the incoming bits not sent due to the addition of sync header to be transmitted the next cycle.


## • Working Mechanism

- The scrambled data is fed to the block and the **symbol\_cnt** along with the current **reg\_ptr** are checked: if the symbol count is zero, that means the need to add the sync header, which in turns increment the **reg\_ptr**, and keep the required number of bits buffered.
- At the beginning the **reg\_ptr** is initialized to zero and the **symbol\_cnt** is also zero; with the first symbol received the sync header is added and the **reg\_ptr** is incremented, and the 2 bits of remaining data are assigned to the **internal\_reg**.
- At the start of the second block, the sync header is added to the 2 bits buffered from last transmission, and 4 bits of the incoming symbol will be taken and the other 4 will be assigned to the **internal\_reg** and the **reg\_ptr** will be incremented.
- At the start of the third block, the sync header is added to the 4 bits buffered from last transmission, and 2 bits of the incoming symbol will be taken and the other 6 will be assigned to the **internal\_reg** and the **reg\_ptr** will be incremented.
- At the start of the fourth block, the **reg\_ptr** will be six and the **symbol\_cnt** will be zero, which indicates the insertion of the bits of sync header, hence the 8 bits of the incoming symbol will be buffered and the **reg\_ptr** is incremented. The **back\_pressure** is also asserted to disable the TX logic from releasing another symbol as for the next cycle the buffered symbol will be outputted.

## • Ports

Name	Direction	Size	Description
<b>clk</b>	Input	1 bit	The transmitter clock
<b>rst</b>	Input	1 bit	Asynchronous reset
<b>scrambled_data</b>	Input	8 bits	Input Data from scrambler.
<b>enable</b>	Input	1 bit	Asserted when operating at 8GT/S or higher.
<b>symbol_cnt</b>	Input	4 bits	Indicate the current symbol count in the block.
<b>reg_sync_data</b>	Output	8 bits	Output DATA to be sent to the PIPE.
<b>reg_ptr</b>	Output	3 bits	Indicate the number of the valid bits in the internal register (8 bits location).
<b>internal_reg</b>	Output	8 bits	the bits buffered from last symbol transmitted

## **1.6. IDLE Counter**



- **Description**

- The IDLE\_Counter module serves to calculate the total number of idles sent and feed the LTSSM with ack\_done indicating that the sent idles are 16.

- **Working Mechanism**


- The counter resets if there is a global rst signal or there is an IDL\_rst signal coming from the LTSSM once it enters Configuration\_IDLE substate.
- Otherwise, the counter is enabled by the LTSSM to start counting the sent IDLE until the count reaches 16

- **Ports**

Name	Direction	Size	Description
clk	Input	1 bit	TX Clock
rst	Input	1 bit	Global reset signal
cnt_enable	Input	1 bit	Enables the counter to move forward by 1.
back_pressure	Input	1 bit	The back pressure coming from the buffer logic.
IDL_rst	Input	1 bit	Signal from the LTSSM to reset the Idle count to 0.
ack_done	Output	1 bit	When count reaches 16 indicating an acknowledgment for sending 16 idles.

## 2. Receiver Blocks

### 2.1. Block Alignment



- Description

- This block serves to determine the block boundary by monitoring for some patterns that are recognizable by the receiver such as EIEOS(electrical idle exit ordered set) and SOS (SKP ordered set).
- It also determines the block type whether it is data or ordered set and keeps track of the symbol count in the block.

- Working Mechanism

- The BA\_FSM makes the transition between the States according to the checks made on the symbol given, with the bit number and the symbol number produced by the BA\_counters module.
- The Block alignment aims to find the start of the block to be able to determine the block type, whether it is data or ordered sets, and remove the sync header, to enable the elastic buffer to register the symbol only with its type and count.


- Ports

Name	Direction	Size	Description
rx_clk	Input	1 bit	The receiver clock (bit level clock)


<b>rx_rst</b>	Input	1 bit	Asynchronous reset
<b>rx_data</b>	Input	8 bits	Input Data from the de-serializer in the pipe.
<b>enable</b>	Input	1 bit	Asserted when operating at 8GT/S or higher.
<b>Soft_RST_Blocks</b>	Input	1 bit	Reset the state of the block alignment back to Unaligned State when the recovery process is initiated by the LTSSM
<b>rst_BA</b>	Input	1 bit	Reset the error flag asserted by the block alignment when an undefined sync header is detected.
<b>elstc_buff_en</b>	Output	1 bit	Act as the write enable to the elastic buffer
<b>symbols_count</b>	Output	4 bits	Indicates the symbol count in the block.
<b>reg_block_type</b>	Output	1 bit	A value of 0 means a data block. A value of 1 means an OS block .
<b>Error</b>	Output	1 bit	Indicate the occurrence of an error: (undefined sync or incorrect SKP symbol) received while in locked phase

- Implementation

- Block Alignment TOP



- Counters



- **Description**

- This block includes two Up counters: the vit level increments each **rx\_clk**, and the symbol level increments each eight counts of the bit level counter.

- **Working Mechanism**


- Once the **cnt\_bits\_en** (input from the FSM when the beginning of a symbol is detected) is asserted, the bit level counter starts to increment till it reaches 3'b111, and then reinitializes to zero.
- When the **bits\_count** reaches 3'b111 it asserts the **cnt\_symbols\_en** signal to increment the symbols counted by one.
- The symbol counter increments each time the **cnt\_symbols\_en** is asserted, and finally reinitializes once the **symbol\_count** reaches 4'b1111.
- The **reint\_cnt\_bits** signal serves to return the counter to zero again, it is input from the FSM, and is asserted after passing the 2 bits of the sync header to start counting the bits of the symbol again.
- The **reint\_cnt\_symbols** signal is needed to be asserted in case after the reception of multiple symbols of a block, an incorrect symbol is detected, and there is a need to redefine the block boundary and restart the counting.
- When **Soft\_RST\_Blocks** signal is asserted, the bits and symbols counters are rested to zero, and do not increment, until directed by the BA\_FSM module when the first symbol of the BA is seen correctly.

- **Ports**

Name	Direction	Size	Description
<b>rx_clk</b>	Input	1 bit	The receiver clock (bit level clock)
<b>rx_rst</b>	Input	1 bit	Asynchronous reset
<b>cnt_bits_en</b>	Input	1 bit	Input from FSM to enable the bit counter
<b>reint_cnt_bits</b>	Input	1 bit	Input from FSM to reinitializes the bit counter to zero
<b>reint_cnt_symbols</b>	Input	1 bit	Input from FSM to reinitializes the symbol counter to zero

<b>Soft_RST_Blocks</b>	Input	1 bit	Reset the value of the counters when the transition is made to the recovery state in the LTSSM.
<b>bits_count</b>	Output	3 bits	Indicate the counted bits of the symbol
<b>symbols_count</b>	Output	4 bits	Indicates the symbol count in the block.

### ○ Flag Generator



- Description

- This block is responsible for the generation of the flag that helps the FSM keep track of the EIEOS.


- Working Mechanism

- The FSM asserts the `flag_en` signal once the monitoring EIEOS state is entered, which enables this block and start outputting the right value of the flag.
- The EIEOS consists of alternating zeros and ones according to the `symbols_count`, the alternation frequency also differs according to the generation.
- The value of the flag is reset back to zero when the `Soft_RST_Blocks` signal is asserted indicating the transition of the LTSSM to the recovery state.

- Ports

Name	Direction	Size	Description
<b>rx_clk</b>	Input	1 bit	The receiver clock (bit level clock)
<b>rx_rst</b>	Input	1 bit	Asynchronous reset
<b>flag_en</b>	Input	1 bit	Asserted by the BA_FSM to be able to change the value of the flag according to the state of block alignment.
<b>symbols_count</b>	Input	4 bits	Indicates the symbol count in the block.
<b>Soft_RST_Blocks</b>	Input	1 bit	Reset the flag value to zero when the transition is made to the recovery state.
<b>Flag</b>	Output	1 bit	Indicate the value of the EIEOS that should be received.


- **Block Alignment FSM**



- Description

- The block alignment FSM is responsible for monitoring different patterns at different instances to define the block boundary.

- Working Mechanism



- **Unaligned\_phase:** this is the state where the block starts after a reset or after being in electrical idle, the incoming bits are monitored, until a symbol of all zeros (8'h0) is seen, then the next state is **monitor EIEOS**.
- **Monitor EIEOS:** In this state, the pattern of the EIEOS is monitored, if the 16 symbols are received correctly the next state is **Aligned\_Phase**, if one of the symbols is wrong, the next state is **Unaligned\_Phase**.
- **Aligned\_Phase:** In this state the 2 bits of sync header are checked, if they are "10" (ordered set sync header), the next state is **Unaligned\_Phase**, if the sync header is correct the next state is **waiting for SDS**.
- **Waiting for SDS:** In this state, the **elstc\_buff\_en** is asserted whenever **bits\_count** is 3'b111 to buffer the received symbol. While

waiting for SDS to be received, and after the end of each block, the transition is made to the **Aligned\_Phase** to check for the two bits of sync\_header, if **symbols\_count** is zero, the received symbol is checked: if it is 8'h99, the next state is **Monitor SKP**, and if it is 8'E1, the next state is **Monitor SDS**.


- **Monitor SDS:** In this state the pattern of the SDS is monitored, if the 16 symbols are received correctly, the next state is **locked\_phase\_sync**, and that indicate the end of training successfully ; and if one of the symbols is wrong the next state is **Unaligned\_Phase**.
- **Locked\_Phase\_sync:** In this state, the 2 bits of sync header are checked, and if they are a defined sync the next state is **Locked\_Phase\_Data**, but if the sync header is undefined, the next state is **Unaligned\_Phase** and the error signal is asserted so that the physical layer initiates the recovery process.
- **Locked\_Phase\_Data:** In this state, the data is received, and whenever the **symbols\_count** is 4'b1111 the next state is **Locked\_Phase\_sync**, where the 2 bits of sync header get checked for. If the **symbols\_count** is 4'b0 and the received symbol is 8'hAA, the next state is **Monitor SKP**.
- **Monitor SKP:** In this state, the pattern of the SKP ordered set is monitored and If all the symbols are received correctly, the next state is the state that made the transition to **Monitor SKP** whether it was **waiting for SDS** or **Locked\_Phase\_Data**. In case one of the symbols is wrong the next state is **Unaligned\_Phase** and depending on the state that the transition was made from the **error signal** will be asserted or not. If the transition was made from **locked\_Phase\_data** the **error signal** will be asserted, otherwise it will no

- **Ports**

Name	Direction	Size	Description
<b>rx_clk</b>	Input	1 bit	The receiver clock (bit level clock)
<b>rx_RST</b>	Input	1 bit	Asynchronous reset
<b>rx_data</b>	Input	8 bits	Input Data from the de-serializer in the pipe.
<b>enable</b>	Input	1 bit	Asserted when operating at 8GT/S or higher.
<b>Flag</b>	Output	1 bit	Input from the flag generator block, Indicate the value of the EIEOS that should be received. 1'b1: all ones symbol of EIEOS

			1'b0: all zeros symbol of EIEOS
<b>bits_count</b>	Input	3 bits	Input from the counters block, Indicate the counted bits of the symbol
<b>symbols_count</b>	Input	4 bits	Input from the counters block, Indicates the symbol count in the block.
<b>reg_block_type</b>	Output	1 bit	One bit output that indicate the type of the block: 1'b1: ordered set 1'b0: data
<b>elstc_buff_en</b>	Output	1 bit	Act as the write enable to the elastic buffer
<b>error</b>	Output	1 bit	Indicate the occurrence of an error: (undefined sync or incorrect SKP symbol) received while in locked phase.
<b>flag_en</b>	Output	1 bit	Enable the flag generator block, while in monitor EIEOS state.
<b>reint_cnt_bits</b>	Input	1 bit	Reinitializes the bit counter to zero.
<b>reint_cnt_symbols</b>	Input	1 bit	Reinitializes the symbol counter to zero.
<b>rst_BA</b>	Input	1 bit	Reset the error flag of the block alignment when the transition to the recovery state is made by the LTSSM
<b>Soft_RST_Blocks</b>	Input	1 bit	Reset the state of the Block Alignment when the recovery process is initiated by the LTSSM.
<b>cnt_bits_en</b>	Output	1 bit	Enables the bit counter once the beginning of a symbol is detected.

## **2.2. Elastic Buffer**



- **Description**

- Elastic Buffer is implemented to cross the received data from Recovered Clock Domain (that it uses to latch the inbound data) to Local Clock Domain (that it uses to clock all of the internal gates and to transmit data with) as each device has 2 clock domains: (1) The Recovered Clock Domain, and (2) The local Clock Domain.

- **Working Mechanism**


- We Compensate between the two different clock domains by removing SKP symbols which are sent periodically every 372-375 blocks in GEN 3.0 or higher and we have 2 scenarios that:
  - The Local Clock is faster than the Recovered Clock so, more symbols will be pulled out of the Elastic Buffer than have been deposited into it and the valid signal will be de-asserted to indicate that the buffer is empty .
  - The recovered Clock is faster than the Local Clock so, more symbols will be deposited into the Elastic Buffer than have been pulled out of it and this compensated by removing SKP symbols from the received SKP ordered sets.

- Ports


Name	Direction	Size	Description
<b>rx_clk</b>	Input	1 bit	The receiver clock (bit level clock)
<b>rx_rst</b>	Input	1 bit	Asynchronous reset.
<b>local_clk</b>	Input	1 bit	The local clock.
<b>local_rst</b>	Input	1 bit	Asynchronous reset.
<b>enable</b>	Input	1 bit	Asserted when operating at 8GT/S or higher.
<b>elstc_buff_en</b>	Input	1 bit	Act as the write enable to the elastic buffer
<b>concat_data</b>	Input	13 bits	consists of the rx_data ( 8 bits data coming from the pipe), symbol count (4 bits output of block alignment) and block_type(1 bit output from the block_alignment).
<b>Soft_RST_Blocks</b>	Input	1 bit	Clear the buffer when the recovery process is initiated.
<b>output_symbol</b>	Output	8 bits	Output symbol
<b>count</b>	Output	4 bits	Output symbol count.
<b>block_type</b>	Output	1 bit	Output block type
<b>valid</b>	Output	1 bit	Indicate the validity on the bus.

- Implementation

- Elastic Buffer TOP



## ○ Write Processor



- Description

- This block carries out the function of enabling the writing process in the elastic buffer according to the incoming data, the **elstc\_buff\_en** and the **SKP\_remv\_rqst** signals.

- Working Mechanism


- The **rx\_data**(data coming from pipe), along with **elstc\_buff\_en** signal, the symbol count, and the **block\_type** from the block alignment logic are fed into this block, which checks the incoming data, and asserts or de-asserts the **write\_en** signal.
- If the incoming symbol is SKP and the **SKP\_remv\_rqst** is asserted, and less than eight SKPs has already been removed from this SOS(SKP ordered set), the **write\_en** will not be asserted, and the SKP symbol will not be written into the buffer, otherwise the **write\_en** signal is asserted whenever the **elstc\_buff\_en** is asserted.

- Ports

Name	Direction	Size	Description
rx_clk	Input	1 bit	The receiver clock (bit level clock)
rx_rst	Input	1 bit	Asynchronous reset
elstc_buff_en	Input	1 bit	Indicate the validity of the current symbol coming from the pipe.
concat_data	Input	13 bits	consists of the rx_data ( 8 bits data coming from the pipe),

			symbol count (4 bits output of block alignment) and block_type(1 bit output from the block_alignment).
<b>SKP_remv_rqst</b>	Input	1 bit	Input from write pointer generation block and is asserted whenever the difference between the read and write enable exceeds certain threshold, to be able to delete incoming SKP and compensate for the clock difference.
<b>write_en</b>	Output	1 bit	enable the writing process in the elastic buffer.

## ○ Write Pointer Generation



## • Description

- This section is responsible for generating the write pointer, which is used to track the state of the buffer. Additionally, it handles the generation of the write address.

## • Working Mechanism


- Once the **write\_en** is asserted, the **wptr** and the **waddr** are incremented to points to the new location.

- The **wptr** is gray encoded to **gray\_wptr** and synchronized to the other domain.
- Meanwhile the synchronized gray encoded read pointer **w\_gray\_rptr** is fed as input to the block and translated to its binary version to calculate the difference between the read and write pointers and determine whether there is a need to remove SKP from the buffer, and hence assert the **SKP\_remv\_rqst**.
- For the difference calculation and due to the 2 clks difference due to the synchronization, the **wptr** is delayed by two clocks and then the difference is calculated to mitigate the effect of synchronization.
- Whenever the **Soft\_RST\_Blocks** signal is asserted, the write pointer is set back to zero to clear the buffer.

- **Ports**

Name	Direction	Size	Description
<b>rx_clk</b>	Input	1 bit	The receiver clock (bit level clock)
<b>rx_rst</b>	Input	1 bit	Asynchronous reset
<b>write_en</b>	Input	1 bit	enable the writing process of the data.
<b>w_gray_rptr</b>	Input	4 bits	gray encoded read pointer synchronized to the write domain
<b>Soft_RST_Blocks</b>	Input	1 bit	Reset the write pointer back to zero, in order to clear the buffer.
<b>SKP_remv_rqst</b>	Output	1 bit	Asserted whenever the difference between the read and write enable exceeds certain threshold, to be able to delete incoming SKP and compensate for the clock difference.
<b>waddr</b>	Output	3 bits	Indicate the address where the data will be written.
<b>gray_wptr</b>	Output	4 bits	gray encoded write pointer

- **Read processor and pointer generation**



- **Description**

- This block is responsible for the read pointer calculation, as well as the read address.

- **Working Mechanism**


- Once the block is enabled when the negotiated speed is 8GT/s or higher, the read and write pointers are checked to determine whether the buffer is empty or has data.
- And once the buffer is detected to not being empty, the **raddr** and the **rptr** are incremented.
- And the **rptr** is gray encoded to synchronize it to the recovered clock (writing) domain.
- Whenever the **Soft\_RST\_Blocks** signal is asserted, the read pointer is set back to zero in order to clear the buffer.

- **Ports**

Name	Direction	Size	Description
<b>local_clk</b>	Input	1 bit	The local Clock.
<b>local_rst</b>	Input	1 bit	Asynchronous local reset.
<b>r_gray_wptr</b>	Input	1 bit	gray encoded write pointer synchronized to the read domain.

<b>Soft_RST_Blocks</b>	Input	1 bit	Reset the read pointer back to zero, in order to clear the buffer.
<b>gray_rptr</b>	Output	4 bits	gray encoded read pointer.
<b>raddr</b>	Output	1 bit	Indicates the address where the data will be read from.
<b>empty</b>	Output	1 bit	Indicate whether the buffer is empty or not.

## ○ Storage Unit



## • Description

- Represents the actual storage element in the elastic buffer, where the data is written and read from.

## • Working Mechanism


- With the **write\_en** asserted the data is written in the given **waddr**.
- And whenever the buffer is not empty the data is read out of the buffer each clock (local clock) and the valid signal is asserted.
- Whenever the **Soft\_RST\_Blocks** signal is asserted, the buffer is cleared.

## • Ports

Name	Direction	Size	Description
<b>rx_clk</b>	Input	1 bit	The receiver clock (bit level clock)
<b>rx_rst</b>	Input	1 bit	Asynchronous reset.

<b>local_clk</b>	Input	1 bit	The local clock.
<b>local_RST</b>	Input	1 bit	Asynchronous reset.
<b>waddr</b>	Input	3 bits	Indicate the address where the data will be written.
<b>raddr</b>	Input	1 bit	Indicates the address where the data will be read from.
<b>concat_data</b>	Input	13 bits	consists of the rx_data ( 8 bits data coming from the pipe), symbol count (4 bits output of block alignment) and block_type(1 bit output from the block_alignment).
<b>Soft_RST_Blocks</b>	Input	1 bit	Clear the buffer when the recovery process is initiated.
<b>output_symbol</b>	Output	8 bits	Output symbol
<b>count</b>	Output	4 bits	Output symbol count.
<b>block_type</b>	Output	1 bit	Output block type
<b>valid</b>	Output	1 bit	Indicate the validity on the bus.

- **Synchronizer**



- **Description**

- Two flip flop synchronizer that serves to synchronize the pointers across the two domains.

- **Working Mechanism**


- There are two instances of this module, one that takes the local clk as the input clock and serves to synchronize the **gray\_wptr** to the read (local clock) domain.

- And the other takes the recovered clk as the input clock and serves to synchronize the **gray\_rptr** to the writing (recovered clock) domain.

- **Ports**

Name	Direction	Size	Description
<b>Clk</b>	Input	1 bit	The Clock of the domain the pointer is synchronized to .
<b>Rst</b>	Input	1 bit	Asynchronous local reset.
<b>gray_wptr</b>	Input	4 bits	gray encoded write pointer
<b>gray_rptr</b>	Output	4 bits	gray encoded read pointer.
<b>r_gray_wptr</b>	Output	4 bits	gray encoded write pointer synchronized to the read domain.
<b>w_gray_rptr</b>	Output	4 bits	gray encoded read pointer synchronized to the write domain.

### 2.3. Lane to Lane Deskew



- **Description**

- Lane to Lane De-skew logic is implemented to re-align the phases of the received data effectively as the receiver device may not receive the data on each lane at the exact same time due to the differences between electrical drivers and receivers or due to some other board characteristics.
- De-skewing data is accomplished by simply delaying the faster lanes by the appropriate number of clocks until watching SOS or SDS at

Higher GENs on all lanes. Accordingly, now the receiver can process the data.


- **Working Mechanism**

- The control block of the lane-to-lane de-skew will have the full access on all of the lanes and will decide how much delay is needed for each lane based on the time of arrival of the SDS ordered set.
- The amount of allowed skew that can be corrected at the receiver is 6 clock cycles. (6 Storing Registers)
- The valid signal in a certain lane is asserted if the selected delay for such lane is less than 6 clock cycles and all of the lanes sees an SDS.
- The De-skew error in a certain lane is asserted if the selected delay exceeded 6 clock cycles and will inform the LTSSM to take action.


- **Ports**

Name	Direction	Size	Description
skewed_RX_Data	Input	8 bits	Input Data received from the Elastic buffer on one lane
EN	Input	1 bit	Enable from the elastic buffer to allow the logic to take place.
RX_CLK	Input	1 bit	Receiver recovered clock
Rst	Input	1 bit	System asynchronous low reset
deskewed_RX_DATA	Output	8 bits	Output from Lane to Lane De-skew when data is aligned on all lanes and ready to be processed.

- **Implementation**



- **Deskew Control logic**



- **Description**

- The Deskew control logic selects the appropriate delay for each of the 32 lanes such that the lanes are aligned.

- **Working Mechanism**

- The control block checks all the lanes for SDS ordered set, if all the lanes have an SDS the delay select for all lanes will be the original skewed data. However, if one lane didn't see an SDS all the other


lanes will be delayed one clock cycle and the output of those lanes are taken from the output of the first flip flop while the delayed lane output is taken from the original skewed data.

- For instance, lane 3 SDS came at the third cycle while lane 7 SDS came at the fifth cycle thus the delay\_select = 32'h55525550555555555555555555555555

- **Ports**

Name	Direction	Size	Description
<b>skewed_RX_Data</b>	Input	8 bits * 32	Input Data received from the Elastic buffer from all lanes.
<b>EN</b>	Input	1 bit	Enable from the elastic buffer to allow the logic to take place.
<b>RX_CLK</b>	Input	1 bit	Receiver recovered clock
<b>delay_select</b>	Internal signal	3 bits	Selects the amount of the delay for a certain lane.
<b>rst</b>	Input	1 bit	System asynchronous low reset
<b>valid</b>	Output	1 bit	Indicates that the data is valid for the descrambler input.
<b>Deskew_error</b>	Output	1 bit	Reports an error to the LTSSM

- **Deskew MUX**




- **Description**

- The Mux selects the deskewed data from one of 6 registers or from the original skewed data based on the delay\_select signal from the control logic on a certain lane .

- **Ports**

Name	Direction	Size	Description
<b>skewed_RX_Data</b>	Input	8 bits	Input Data received from the Elastic buffer on one lane.
<b>delay_select</b>	Input	3 bits	Based on the control logic it selects the output of one of the registers.
<b>Q1</b>	Input	1 bit	The data arising from the first register.
<b>Q2</b>	Input	1 bit	The data arising from the second register.
<b>Q3</b>	Input	1 bit	The data arising from the third register.
<b>Q4</b>	Input	1 bit	The data arising from the fourth register.
<b>Q5</b>	Input	1 bit	The data arising from the fifth register.
<b>Q6</b>	Input	3 bits	The data arising from the sixth register.
<b>Dekewed_RX_Data</b>	Output	8 bits	Output from MUX when data is aligned on all lanes and ready to be processed.

## 2.4. Descrambler



- Description


- Receivers follow exactly the same rules for generating the scrambling polynomial that the Transmitter does and simply XOR the same value to the input data a second time to recover the original information.

- Ports


Name	Direction	Size	Description
RX_CLK	Input	1 bit	Receiver recovered clock
Rst	Input	1 bit	System asynchronous reset
PIPE_d_K	Input	1 bit	Indicates whether the symbol coming from the pipe is data character or control character. 0: data character 1: (K) control character
PIPE_SyncHeader	Input	1 bit	Indicate the block type for GEN3: 1'b0: Ordered Set 1'b1: Data It's sent from the Block alignment.
Count	Input	3 bits	Indicate the current symbol number in the block.

			It's sent from the Block alignment.
<b>PIPE_Data</b>	Input	8 bits	For lower generations it's sent from the PIPE, however in higher generations it's sent from the elastic buffer.
<b>GEN</b>	Input	1 bit	The current generation.
<b>seed</b>	Input	24 bits	The initial values of the LFSR coming from the LTSSM.
<b>EN</b>	Input	1 bit	Input from Elastic buffer to enable or disable the block logic.
<b>Dec_Data_Out</b>	Output	8 bits	The descrambler data which is the output of the LFSR xored with the input PIPE_data or the original PIPE_data if it bypassed the LFSR.

## • Implementation



## **2.5. Byte unstripping**




- **Description**

- Byte un-stripping refers to a technique used to reconstruct data that has been stripped across multiple PCIe lanes.
- The supported lane widths in our implantation are 1 lane and 32 lanes. Thus, N is either 1 or 32.

- **Ports**

Name	Direction	Size	Description
RX_CLK	input	1 bit	Recover recovered clock
RST	input	1 bit	System asynchronous reset.
EN	input	1 bit	Input from Elastic buffer.
I_data	input	8 bits	Input Received symbols from De-Scrambler.
Un_Stripped_Data	output	256 bits	Output from Byte Unstriping. Data is Concatenated and sent to packet filter.

## 2.6. Packet Filter



- **Description**

- It is the block responsible for processing the incoming data stream to ensure that the Data Link Layer (DLL) on the receiving (Rx) side receives data identical to that transmitted to the Media Access Control (MAC) layer on the transmitting (Tx) side. It accomplishes this by eliminating any framing that have been added and meticulously checking for any framing errors that may have occurred, promptly reporting such Errors to the Link Training and Status State Machine (LTSSM) upon their detection.

- **Working Mechanism**

- It is designed to process a maximum of 32 symbols during each cycle (i\_RCV\_Data).

- This module is responsible for directly managing interactions with the Rx buffer.
- Upon detecting an SDP token, it systematically eliminates the two additional framing symbols, storing the remaining 6 symbols in the RX buffer by activating the o\_RX\_Buff W\_EN signal.
- Upon encountering an STP token, it isolates the sequence number from the token, subsequently concatenating it with the TLP data. The resulting combination is then forwarded to the Rx buffer.
- If the length of the TLP suggests that the packet's termination does not occur within the current cycle, the received data is internally retained. If the packet concludes in the subsequent cycle, the data received over the two cycles are transmitted to the Rx buffer utilizing the two data buses, along with their respective indicators. However, should the packet persist beyond the current cycle, a composite of the previously retained data and portions of the newly received data is dispatched to the Rx buffer via one data bus, while the remaining bytes are held in internal buffer memory. This iterative process persists until the cycle in which the packet terminates, as this marks the point where utilization of both data buses becomes necessary.
- Upon detection of an IDL token, it is automatically disregarded and not forwarded to the DLL.
- Framing errors are identified as follows, and the o\_Error signal is activated accordingly:
  - Reception of an OS block (as denoted by the I\_Block\_Type signal) without prior reception of an EDS in the preceding data block.
  - Receipt of a data block subsequent to receipt of an EDS.
  - Receipt of an OS while a packet remains incomplete.
  - Receipt of consecutive ordered sets within the data stream.
  - (i\_Buffer\_R\_EN) signal.

- **Ports**

Name	Direction	Size	Description
CLK	Input	1 bit	Input clock
RST_L	Input	1 bit	Asynchronous active low reset
i_RCV_Data	Input	256 bits	Output of the Byte_Unstripping
i_Symbol_Num	Input	4 bits	Indicates the number of the current received symbol in the


			ongoing data or OS block
<b>i_Block_Type</b>	Input	1 bit	Indicates whether the current block is a data block or an OS block
<b>i_Lanes</b>	Input	1 bit	Indicates lane configuration after link training (32 or single lane)
<b>i_EN</b>	Input	1 bit	Enables data processing within the packet filter when asserted
<b>Soft_Rst_Blocks</b>	Input	1 bit	-Input from LTSSM Controller -When asserted, it brings the Filtering fsm back to its initial state (Reset).
<b>o_Filtered_Data1</b>	Output	256 bits	Input de-framed data to the Rx buffer
<b>o_Filtered_Data2</b>	Output	256 bits	Input de-framed data to the Rx buffer
<b>o_Last_Byte1</b>	Output	5 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Last_Byte2</b>	Output	5 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Length1</b>	Output	11 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Length2</b>	Output	11 bits	Packet indicator to DLL to be

			stored in the Rx buffer
<b>o_End_Valid1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_End_Valid2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_SOP1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_SOP2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Type1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Type2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Error</b>	Output	1 bit	Indicates the occurrence of a framing error to the LTSSM when asserted
<b>o_Rx_Buff_W_EN</b>	Output	1 bit	Input Write enable to the Rx buffer
<b>o_Rx_Buff_Valid_2</b>	Output	1 bit	Validates the seocnd data bus and its related indicators to the Rx buffer when asserted


<b>EIEOS_Flag</b>	Output	1 bit	-Output to LTSSM Controller. -Asserted when an EIEOS is received.
-------------------	--------	-------	--

- **Implementation**

- **Packet\_Filter\_Top**



## ○ Packet\_Filter FSM




### • Description

- The Packet Filter Finite State Machine (FSM) serves as the overarching controller within the packet filter architecture. It is entrusted with the pivotal task of overseeing and managing the

diverse responsibilities inherent to the packet filter, thereby ensuring the seamless operation of the system.

- **Working Mechanism**

- It governs the counter utilized to meticulously monitor the volume of bytes received during a one-lane configuration. This control is executed by configuring the signals (o\_CNT\_END\_VAL, o\_CNT\_RST\_VAL, o\_CNT\_EN, o\_CNT\_RST). Moreover, it relies on the signal I\_CNT\_Done to ascertain the termination of a packet, while I\_Count is employed for byte addressing within the filtering buffer for writing operations.
- It exercises precise control over the filtering\_buffer, meticulously assigning values to o\_Filter\_Buff\_Address, o\_Filter\_Buff\_Data, o\_Filter\_Buff\_Data\_W\_Options, o\_Filter\_Buff\_Length, o\_Filter\_Buff\_Data\_W\_EN, o\_Filter\_Buff\_Ind\_W\_EN, o\_Filter\_Buff\_SOP, o\_Filter\_Buff\_SOP\_W\_EN, and o\_Filter\_Buff\_Type. This assignment is contingent upon the receipt of large TLPs in a 32-lane configuration or upon the reception of DLLPs or TLPs in a one-lane configuration.
- It adeptly employs the signal I\_Token type to discern the nature of the received data, facilitating state transitions or executing pertinent actions in accordance with the identified token type.



Packet Filter Finite State Machine (FSM) States comprise seven distinct states, with certain states designated for a 32-lane configuration (Tokens\_32 and Data\_32), while others are allocated for single-lane operation (Tokens\_1 and Data\_1). The remaining states are shared between both configurations (Reset, Check\_Os, SKP).

### I. Reset State

- This state represents the default state following a system reset.
- Next state transitions are as follows:
  1. Tokens\_32: This transition occurs when the packet filter is enabled (as indicated by the assertion of i\_EN) and operates in a 32-lane configuration (as indicated by i\_Lanes).
  2. Tokens\_1: This transition takes place when the packet filter is enabled (as indicated by the assertion of i\_EN) and operates in a single-lane configuration (as indicated by i\_Lanes).
  3. Reset: This transition occurs when the packet filter is disabled (as indicated by i\_EN).

### II. Tokens\_32 State (32 Lane configuration only)

- This state represents the expectation of receiving a new packet; otherwise, it signifies the reception of a 32-byte IDLE token. It is also the state at which i\_Token\_Type is examined to ascertain the type of the received data.
- When receiving a Data Link Layer Packet (DLLP) or a Transaction Layer Packet (TLP) that terminates within the same cycle, the deframed packet is sent to the Rx buffer via the o\_Filtered\_Data1 bus.
- In the case of receiving a larger TLP, the deframed data is internally buffered.
- Any received IDLE symbols (IDLEs) are discarded.
- Next state transitions are as follows:
  1. Data\_32: This transition occurs when the token type is STP, and the packet length exceeds 8 DWs, indicating that subsequent cycles will contain data related to the same TLP, making checking Token Type meaningless.
  2. Check\_Os: This transition is triggered when an EDS token is observed in the last four lanes, and it is already the end of the current data block (as indicated by i\_Symbol\_Num).
  3. Reset: This transition occurs in the event of an unexpected error, such as the detection of an invalid or unexpected token (as indicated by i\_Token\_Type), or when the block type transitions to OS (as indicated by I\_Block\_Type). Such a transition in the Tokens\_32 state is impermissible because it implies that an EDS token has not yet been observed.
  4. Tokens\_32: This transition occurs when the reception of a packet ending within the same cycle transpires (a DLLP or a TLP that is 8 DWs or less in length), or when receiving IDLEs. Since all these scenarios indicate the expectation of a new packet in the next cycle, the importance of i\_Token\_Type is still emphasized.

### III. Data\_32 State (32 Lane configuration only)

- This state represents the phase where the incoming received data is to be treated as the remaining bytes of a Transaction Layer Packet (TLP) that commenced in a preceding cycle.
- Unless it is the cycle at which the TLP concludes, a combination of internally buffered data and some of the received data are to be transmitted to the RX buffer via the o\_Filtered\_Data1 bus. The remaining bytes of the received data are to be internally buffered.
- During the final cycle of the TLP, the same rules apply for the o\_Filtered\_Data1 bus, but the remaining bytes of the currently

- received data are to be sent to the RX buffer over the o\_Filtered\_Data2 bus.
- Next state transitions are as follows:
    1. Tokens\_32: This transition occurs when the packet ends, and no EDS token is observed.
    2. Check\_Os: This transition takes place when the packet ends, and an EDS token is observed in the last four lanes, and it is already the end of the current data block (as indicated by i\_Symbol\_Num).
    3. Data\_32: This transition occurs when the packet has not yet ended.
    4. Reset: Otherwise (indicating an error has occurred).

#### IV. Check\_Os State

- This state is entered when an Ordered Set (OS) block is expected to be received.
- While in this state, if an EIEOS ID is seen, the EIEOS\_Flag is asserted to be used by the LTSSM controller to make the necessary transition to recovery.
- Next state transitions are as follows:
  1. SKP: This transition occurs when I\_Block Type indicates that the currently received data is a portion of an OS, and the ordered set is an SKP ordered set.
  2. Reset: This transition occurs otherwise, which could be due to an error or the reception of EIOS or EIEOS, indicating the end of data transmission.

#### V. SKP State

- This state is where the reception of the remaining symbols of the SKP Ordered Set (OS) occurs, enabling data processing to resume.
- Next state transitions are as follows:
  1. Tokens\_32: This transition occurs when it is already the end of the OS block (as indicated by I\_Symbol\_Num) and it is a 32-lane operation (as indicated by I\_Lanes).
  2. Tokens\_1: This transition takes place when it is already the end of the OS block (as indicated by I\_Symbol\_Num) and it is a one-lane operation (as indicated by I\_Lanes).
  3. SKP: This transition occurs otherwise.

#### VI. Tokens\_1 State (One Lane configuration only)

- This state denotes the anticipation of receiving a new packet. Therefore, buffering of the received bytes occurs to facilitate the transmission of a 4-byte token to the token checker. The i\_Token

Type is examined after the reception of 4 bytes over 4 cycles, utilizing the filtering buffer.

- Next state transitions are as follows:
  1. Data\_1: This transition occurs when an STP or SDP token is received (as indicated by i\_Token\_Type).
  2. Check\_Os: This transition takes place when an EDS token is received, and it is already the end of the current data block (as indicated by i\_Symbol\_Num).
  3. Reset: This transition occurs when an invalid or unexpected token is received, indicating the occurrence of an error.
  4. Tokens\_1: This transition occurs when the received token is IDL or when the 4 bytes needed for token decoding have not yet been collected (I\_Count != 3).

#### VII. Data\_1 State (One Lane configuration only)

- This state is where data processing occurs. During each cycle, the received byte is internally buffered until it is either the last byte of the currently processed packet or until 31 bytes have already been accumulated. In either cases, the internally buffered data are combined with the currently received byte and sent to the Rx\_Buffer over the o\_Filtered\_Data1 Bus.
- Next state transitions are as follows:
  1. Tokens\_1: This transition occurs when the packet is ended.
  2. Data\_1: Otherwise, the state remains unchanged.

- **Ports**

Name	Direction	Size	Description
CLK	Input	1 bit	Input clock
RST_L	Input	1 bit	Asynchronous active low reset
i_Count	Input	5 bits	Indicates the number of the currently received byte related to the packet under processing (during one lane configuration)
i_CNT_Done	Input	1 bit	Indicates that packet reception

			is done when asserted according to the assigned CNT_END_VAL
<b>i_Filter_Buff_Data</b>	Input	248 bits	Input data bus from the internal buffer
<b>i_Filter_Buff_Length</b>	Input	11 bits	Input packet indicator from the internal buffer
<b>i_Filter_Buff_SOP</b>	Input	1 bit	Input packet indicator from the internal buffer
<b>i_Filter_Buff_Type</b>	Input	1 bit	Input packet indicator from the internal buffer
<b>i_RCV_Data</b>	Input	256 bits	Input data bus from the Byte_Unstripping
<b>i_Symbol_Num</b>	Input	4 bits	Indicates the number of the current received symbol in the ongoing data or OS block
<b>i_Token_Type</b>	Input	3 bits	Output of the Token Checker (STP, SDP, EDS, IDL, invalid)
<b>i_Lanes</b>	Input	1 bit	Indicates lane configuration after link training (32 or single lane)
<b>i_Block_Type</b>	Input	1 bit	Indicates whether the current block is a data block or an OS block

<b>i_EN</b>	Input	1 bit	Enables moving forward in and keeping in processing data when asserted
<b>Soft_Rst_Blocks</b>	Input	1 bit	-Input from LTSSM Controller -When asserted, it brings the Filtering fsm back to its initial state (Reset).
<b>o_CNT_END_VAL</b>	Output	5 bits	Input to the counter used during a one lane configuration to determine the value at which CNT_Done should be asserted
<b>o_CNT_RST_VAL</b>	Output	5 bits	Input to the counter used during a one lane configuration to determine the value at which it should reset when CNT_RST is asserted
<b>o_CNT_EN</b>	Output	1 bit	Input to the counter used during a one lane configuration to enable counting up by one.
<b>o_CNT_RST</b>	Output	1 bit	Input to the counter used during a one lane configuration to enable resetting

<b>o_Filter_Buff_Address</b>	Output	5 bits	Output byte address starting from which data should be written in the filtering buffer
<b>o_Filter_Buff_Data</b>	Output	240 bits	Output data bus to the filtering buffer
<b>o_Filter_Buff_Data_W_Options</b>	Output	2 bits	Output to the filtering buffer to determines how many bytes are to be written (1,2 or 30)
<b>o_Filter_Buff_Length</b>	Output	11 bits	Input packet indicator to the filtering buffer
<b>o_Filter_Buff_Data_W_EN</b>	Output	1 bit	Enables writing data into the filtering buffer when asserted
<b>o_Filter_Buff_Ind_W_EN</b>	Output	1 bit	Enables writing over the rest of the indicators (length and type) when asserted to the filtering buffer
<b>o_Filter_Buff_SOP</b>	Output	1 bit	Input packet indicator to the filtering buffer
<b>o_Filter_Buff_SOP_W_EN</b>	Output	1 bit	Enables writing over the SOP when asserted to the filtering buffer
<b>o_Filter_Buff_Type</b>	Output	1 bit	Input packet indicator to the filtering buffer
<b>o_Filtered_Data1</b>	Output	256 bits	First input data bus to the Rx buffer

<b>o_Filtered_Data2</b>	Output	256 bits	Second input data bus to the Rx buffer
<b>o_Last_Byte1</b>	Output	5 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Last_Byte2</b>	Output	5 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Length1</b>	Output	11 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Length2</b>	Output	11 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_SOP1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_SOP2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Type1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Type2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_End_Valid1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_End_Valid2</b>	Output	1 bit	Packet indicator to DLL to be

			stored in the Rx buffer
<b>o_Rx_Buff_W_EN</b>	Output	1 bit	Indicates the occurrence of a framing error to the LTSSM
<b>o_Rx_Buff_Valid_2</b>	Output	1 bit	Input Write enable to the Rx buffer
<b>o_Error</b>	Output	1 bit	Indicates the occurrence of a framing error to the LTSSM when asserted
<b>EIEOS_Flag</b>	Output	1 bit	-Output to LTSSM Controller. -Asserted when an EIEOS is received.
<b>Name</b>	<b>Direction</b>	<b>Size</b>	<b>Description</b>
<b>CLK</b>	Input	1 bit	Input clock
<b>RST_L</b>	Input	1 bit	Asynchronous active low reset
<b>i_Count</b>	Input	5 bits	Indicates the number of the currently received byte related to the packet under processing (during one lane configuration)
<b>i_CNT_Done</b>	Input	1 bit	Indicates that packet reception is done when asserted according to the assigned CNT_END_VAL


<b>i_Filter_Buff_Data</b>	Input	248 bits	Input data bus from the internal buffer
<b>i_Filter_Buff_Length</b>	Input	11 bits	Input packet indicator from the internal buffer
<b>i_Filter_Buff_SOP</b>	Input	1 bit	Input packet indicator from the internal buffer
<b>i_Filter_Buff_Type</b>	Input	1 bit	Input packet indicator from the internal buffer
<b>i_RCV_Data</b>	Input	256 bits	Input data bus from the Byte_Unstripping
<b>i_Symbol_Num</b>	Input	4 bits	Indicates the number of the current received symbol in the ongoing data or OS block
<b>i_Token_Type</b>	Input	3 bits	Output of the Token Checker (STP, SDP, EDS, IDL, invalid)
<b>i_Lanes</b>	Input	1 bit	Indicates lane configuration after link training (32 or single lane)
<b>i_Block_Type</b>	Input	1 bit	Indicates whether the current block is a data block or an OS block
<b>i_EN</b>	Input	1 bit	Enables moving forward in and keeping in processing data when asserted

<b>o_CNT_END_VAL</b>	Output	5 bits	Input to the counter used during a one lane configuration to determine the value at which CNT_Done should be asserted
<b>o_CNT_RST_VAL</b>	Output	5 bits	Input to the counter used during a one lane configuration to determine the value at which it should reset when CNT_RST is asserted
<b>o_CNT_EN</b>	Output	1 bit	Input to the counter used during a one lane configuration to enable counting up by one.
<b>o_CNT_RST</b>	Output	1 bit	Input to the counter used during a one lane configuration to enable resetting
<b>o_Filter_Buff_Address</b>	Output	5 bits	Output byte address starting from which data should be written in the filtering buffer
<b>o_Filter_Buff_Data</b>	Output	240 bits	Output data bus to the filtering buffer
<b>o_Filter_Buff_Data_W_Options</b>	Output	2 bits	Output to the filtering buffer to determines how many bytes are

			to be written (1,2 or 30)
<b>o_Filter_Buff_Length</b>	Output	11 bits	Input packet indicator to the filtering buffer
<b>o_Filter_Buff_Data_W_EN</b>	Output	1 bit	Enables writing data into the filtering buffer when asserted
<b>o_Filter_Buff_Ind_W_EN</b>	Output	1 bit	Enables writing over the rest of the indicators (length and type) when asserted to the filtering buffer
<b>o_Filter_Buff_SOP</b>	Output	1 bit	Input packet indicator to the filtering buffer
<b>o_Filter_Buff_SOP_W_EN</b>	Output	1 bit	Enables writing over the SOP when asserted to the filtering buffer
<b>o_Filter_Buff_Type</b>	Output	1 bit	Input packet indicator to the filtering buffer
<b>o_Filtered_Data1</b>	Output	256 bits	First input data bus to the Rx buffer
<b>o_Filtered_Data2</b>	Output	256 bits	Second input data bus to the Rx buffer
<b>o_Last_Byte1</b>	Output	5 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Last_Byte2</b>	Output	5 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Length1</b>	Output	11 bits	Packet indicator to DLL to be

			stored in the Rx buffer
<b>o_Length2</b>	Output	11 bits	Packet indicator to DLL to be stored in the Rx buffer
<b>o_SOP1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_SOP2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Type1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Type2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_End_Valid1</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_End_Valid2</b>	Output	1 bit	Packet indicator to DLL to be stored in the Rx buffer
<b>o_Rx_Buff_W_EN</b>	Output	1 bit	Indicates the occurrence of a framing error to the LTSSM
<b>o_Rx_Buff_Valid_2</b>	Output	1 bit	Input Write enable to the Rx buffer
<b>o_Error</b>	Output	1 bit	Indicates the occurrence of a framing error to the LTSSM when asserted

## ○ Filtering\_Buffer



### • Description

- The "filtering\_buffer" serves as the internal buffer utilized within the packet filter block. It is instrumental in facilitating the storage of symbols for subsequent utilization or processing, regardless of whether the operation is conducted in a 32 or one lane configuration.

### • Working Mechanism

- For a 32-lane configuration:
  1. When confronted with a TLP exceeding 8 DWs in length, the entirety of the input data bus (*i\_Filter\_Buff\_Data*) is utilized. This is due to the fact that during the initial cycle post-deframing, only a 30-byte data segment is deemed valid, with further data expected in subsequent cycles. Given that the Rx buffer can accommodate only 32 bytes of data at any given time, the initial 30-byte segment is stored in the filtering buffer alongside packet indicators. Subsequent cycles witness the incorporation of these 30 bytes with an additional 2 bytes, which are then stored in the Rx buffer, and the remaining 30 bytes out of the currently


received 32 are to be internally buffered. This iterative process continues until the packet's conclusion.

2. The default value of *i\_Data\_W\_Options* is set to 2, as consistently buffering 30-byte data segments is required in this scenario.
  3. The *i\_Filter\_Buff\_Ind\_W\_EN* signal is exclusively raised during the initial cycle of TLP reception, as subsequent data segments bear identical indicators (type, length).
- For a single-lane configuration:
1. Initially, the buffer reserves capacity to accommodate a total of 3 bytes (one byte per cycle). These three bytes are then concatenated with the concurrently received bytes to formulate a 4-byte token, subsequently forwarded to the token checker for type decoding (STP, SDP, IDL, EDS, or invalid token). Concurrently, *i\_Data\_W\_Options* is configured to solely write one byte.
  2. In the event of an STP token, the two-byte sequence number is extracted and individually written to the buffer (*i\_Data\_W\_Options* = 1). Subsequent cycles witness the sequential writing of each received byte to the buffer until either the packet's termination (length < 8) or the accumulation of a 31-byte data segment. Upon reaching this threshold, the *o\_Filter\_Buff\_Data* is concatenated with the current received byte, and the entire 32-byte sequence is transmitted to the Rx buffer. Post-transmission to the Rx buffer, the *i\_Filter\_Buff\_SOP\_W\_EN* signal is raised to overwrite the stored SOP with 0, as subsequent incoming data no longer pertains to the initial storage location.
  3. In the case of an SDP token, the exclusion of the two-byte DLLP frame is to happen, and data starts from byte 3. This byte, concatenated with the concurrent received byte, is individually written to the buffer (*i\_Data\_W\_Options* = 1). Three out of the remaining four bytes, that are to be received, are internally buffered (one byte per cycle) and subsequently concatenated with the last received byte, then transmitted to the Rx buffer, indicating the packet's conclusion.
  4. The *i\_Filter\_Buff\_Ind\_W\_EN* signal is raised solely during the initial cycle of TLP or DLLP reception, as subsequent data segments possess identical indicators (type, length).
- The *I\_Address* signal is managed by a counter tasked with tracking the buffered data post-deframing, resetting to 0 at the onset of a packet or a new token.

- Ports

Name	Direction	Size	Description
CLK	Input	1 bit	Input clock
RST_L	Input	1 bit	Asynchronous active low reset
i_Address	Input	5 bits	Indicates the starting byte address of the data to be written
i_Data_W_Options	Input	2 bits	Determines how many bytes are to be written (1,2 or 30)
i_Filter_Buff_Data	Input	240 bits	Input data bus
i_Filter_Buff_Data_W_EN	Input	1 bit	Enables writing data into the buffer when asserted
i_Filter_Buff_SOP_W_EN	Input	1 bit	Enables writing over the SOP when asserted
i_Filter_Buff_Ind_W_EN	Input	1 bit	Enables writing over the rest of the indicators (length and type) when asserted
i_Length	Input	11 bits	input packet indicator
i_SOP	Input	1 bit	input packet indicator
i_Type	Input	1 bit	input packet indicator
o_Filter_Buff_Data	Output	248 bits	Output data bus
o_Length	Output	11 bits	Output packet indicator
o_SOP	Output	1 bit	Output packet indicator
o_Type	Output	1 bit	Output packet indicator

- **Token\_Checker**



- **Description**

- The Token Checker module is responsible for decoding the received token to determine its classification as either an STP, SDP, IDL, EDS, or an invalid token.


- **Working Mechanism**

- It accepts four bytes as input (i\_Token) and utilizes them to ascertain the classification of the token.
- In the case of an SDP token, only the first two bytes of i\_Token are employed for decoding, given that SDP tokens are inherently two bytes in width.
- In a 32-lane configuration, the source of i\_Token originates from the initial four bytes of the received data, which correspond to the first four lanes. This allocation is based on the design of the tx\_framing module, which specifies that packets may only commence transmission from lane 0.
- In a one-lane configuration, the source of i\_Token consists of three bytes retrieved from the previously buffered data in the filtering buffer, concatenated with the presently received byte.

- Ports

Name	Direction	Size	Description
i_Token	Input	32 bits	Input token to be checked
o_Token_Type	Output	3 bits	Output token type to the FSM (STP,SDP,IDL,EDS,or invalid)

## 2.7. Rx Buffer



- Description

- The RX Buffer occupies a terminal position within the MAC RX architecture, serving as the interface with the data link layer. Its primary function is to store received packets following the deframing process, thus enabling the delivery of data to the DLL in a manner

consistent with how the DLL transmits data to the MAC layer on the transmit side.

- **Working Mechanism**

- Each storage location within the buffer is designed to accommodate 32 bytes of valid data, alongside essential control signals, known as packet indicators, intended for transmission to the DLL. These indicators include SOP (Start of Packet), Last\_Byte, End\_Valid, Type, and Length.
- Data retrieval from the buffer by the DLL is conducted one location at a time, facilitated by the activation of the i\_RD\_EN signal.
- The i\_512\_Valid signal, in conjunction with the status of the i\_WR\_EN signals, governs the utilization of the two data buses (i\_Data\_IN1 and i\_Data\_IN2). This determination is crucial for determining whether two consecutive locations are to be written simultaneously.
- In a 32-lane configuration:
  1. i\_Data\_IN1 is exclusively employed for receiving DLLPs or TLPs spanning 8 DWs or fewer in length, with i\_Data\_IN2 remaining unassigned.
  2. Upon receipt of a TLP exceeding 8 DWs in length:
    - a) During the initial cycle, neither data bus is engaged. Instead, data is internally buffered within the filtering buffer housed within the packet filter module. This is necessary as only 30 bytes of data are available after deframing, but further data reception is indicated by the TLP length.
    - b) In subsequent cycles (excluding the final one), i\_Data\_IN1 is allocated a combination of internally buffered data and a portion of the received bytes, while the remaining received bytes are buffered internally. Consequently, i\_Data\_IN2 remains inactive.
    - c) In the concluding cycle, i\_Data\_IN1 operates as in prior cycles, but the remaining received bytes are not internally buffered; instead, they are assigned to i\_Data\_IN2, coinciding with the assertion of i\_512\_Valid.
    - d) The initial 30 bytes of data received in the first cycle cannot be directly stored in the RX buffer, as doing so would advance the buffer by one location (32 bytes), resulting in gaps within each location until the termination of the TLP. This deviation from the original TLP structure delivered from the DLL and inserted into the TX buffer on the transmit side. An alternative solution, apart from utilizing two data

buses, would involve modifying the RX buffer design to accommodate byte-wise advancement, thereby mitigating these gaps. However, this would introduce complexity to the RX buffer design and necessitate additional considerations in the reading operation.


- **Ports**

Name	Direction	Size	Description
CLK	Input	1 bit	Input clock
RST_L	Input	1 bit	Asynchronous active low reset
i_WR_EN	Input	1 bit	Enables writing in the buffer when asserted
i_RD_EN	Input	1 bit	Enables reading from the buffer when asserted
i_SOP1	Input	1 bit	Input packet indicator to be stored for DLL
i_SOP2	Input	1 bit	Input packet indicator to be stored for DLL
i_Type1	Input	1 bit	Input packet indicator to be stored for DLL
i_Type2	Input	1 bit	Input packet indicator to be stored for DLL
i_End_valid1	Input	1 bit	Input packet indicator to be stored for DLL
i_End_valid2	Input	1 bit	Input packet indicator to be stored for DLL
i_Last_Byte1	Input	5 bits	Input packet indicator to be stored for DLL
i_Last_Byte2	Input	5 bits	Input packet indicator to be stored for DLL

<b>i_Length1</b>	Input	11 bits	Input packet indicator to be stored for DLL
<b>i_Length2</b>	Input	11 bits	Input packet indicator to be stored for DLL
<b>i_Data_IN1</b>	Input	256 bits	First input data bus
<b>i_Data_IN2</b>	Input	256 bits	Second input data bus
<b>i_512_Valid</b>	Input	1 bit	Validates the seocnd input data bus and its related indicators to the Rx buffer when asserted
<b>Soft_Rst_Blocks</b>	Input	1 bit	-Input from LTSSM Controller -When asserted, buffer is flushed.
<b>o_Data_Out</b>	Output	256 bits	Output data bus to DLL
<b>o_Length</b>	Output	11 bits	Output packet indicator to DLL
<b>o_Last_Byte</b>	Output	5 bits	Output packet indicator to DLL
<b>o_End_Valid</b>	Output	1 bit	Output packet indicator to DLL
<b>o_SOP</b>	Output	1 bit	Output packet indicator to DLL
<b>o_Type</b>	Output	1 bit	Output packet indicator to DLL
<b>o_Empty</b>	Output	1 bit	Indicates that the buffer is empty when asserted

### 3. LTSSM

#### 3.1. Decoder



- Description

- Decoder block is used to receive OS's Symbols from RX path and decode, analyze, check these symbols if they are matched to required OS's symbols in each state in LTSSM and also count the required number of OS's symbols in each state in LTSSM and based on that LTSSM can take the decision to move to other states.

- Working Mechanism

- Decoder block is a block per lane as if we have 32 lanes so we have 32 block because each lane can carry the required OS's symbols for each state in different times due to skew difference between lanes so, we needed separate Decoder blocks.

- We check the required symbols each cycle in decoder based on **symbol\_count** from RX path to know the symbol number and **current\_state** from LTSSM to know the conditions of matching to enable the **cons\_count**.
- After Cons\_count reach to required number of counts of required symbols LTSSM stop this counter through **controller\_stop**.
- After each transition in states in LTSSM, the LTSSM reset the decoder registers and counter through **controller\_rst** to start from the begin in the next state.


- **Ports**

Name	Direction	Size	Description
<b>Clk</b>	Input	1 bit	Receiver clock
<b>Rst</b>	Input	1 bit	Global Reset signal
<b>OS_symbol</b>	Input	8 bits	Input from RX path which OS symbol in each lane.
<b>valid_gen3</b>	Input	1 bit	<b>Input from PIPE</b> to valid incoming data in Higher Gens.
<b>valid_lower_gen</b>	Input	1 bit	<b>Input from PIPE</b> to valid incoming data in low Gens.
<b>Symbol_count</b>	Input	4 bits	<b>Input from RX path</b> to count received OS_Symbols.
<b>current_state</b>	Input	5 bits	<b>Input from LTSSM</b> to know the state of the FSM of LTSSM to know what I wait to receive for each state.
<b>Gen</b>	Input	1 bit	<b>Input Port from Config space</b> to know the current Generation.
<b>rcv_link_num</b>	Input	8 bits	<b>Input from LTSSM</b> contain the link number should receive as it's stored in LTSSM
<b>controller_rst</b>	Input	1 bit	<b>Input from LTSSM</b> to reset decoder registers and consecutive OS's counter
<b>controller_stop</b>	Input	1 bit	<b>Input from LTSSM</b> to stop consecutive counter of OS's as we reach to require number of counts.

<b>directed_speed_change</b>	input	1 bit	<b>Input from LTSSM</b> to check this variable and compare with speed change bit and enable consecutive count.
<b>Block_Type</b>	Input	1 bit	<b>Input from RX path</b> to indicate the type of the block Data or OS's
<b>cons_count</b>	Output	4 bits	<b>Output to LTSSM</b> to be able to move forward to other states as it counts the required OS's to move
<b>link_num</b>	output	8 bits	<b>Output to LTSSM</b> to store the link number received to choose one of these link numbers and store it.
<b>type_os</b>	Output	1 bit	<b>Output to LTSSM</b> to indicate the type of OS as TS1 or TS2
<b>pad_link_flag</b>	Output	1 bit	<b>Output to LTSSM</b> to indicate none matched link number or lane number.
<b>done_cnt</b>	Output	1 bit	<b>Output to LTSSM</b> to indicate that we received the last required symbol in OS's for Configuration.linkwidth.start state.
<b>recovr_speedequ_config</b>	output	1 bit	<b>Output to LTSSM</b> to indicate that we received TS1's with directed speed change variable equal to speed change bit for Recovery.rcvlock state.
<b>recovr_recvconfig</b>	Outout	1 bit	<b>Output to LTSSM</b> to indicate that speed change bit = 1 for Recovery.rcvlock state.
<b>type_IDL_TS</b>	output	1 bit	<b>Output to LTSSM</b> to indicate that the received symbol is IDL or TS1.
<b>PIPE_CNT_RST</b>	Output	1 bit	<b>Output to RX path</b> to soft reset PIPE counter that counts OS_symbols.

<b>loopback</b>	Output	1 bit	<b>Output to LTSSM</b> to show the received loopback bit in LTSSM.
<b>UpConfig_DataR</b>	Output	8 bits	<b>Output to LTSSM</b> to indicate the supported data rate of the device and upconfigure bit.

### **3.2. OS CREATOR**



- Description**

- The OS\_CREATOR block is the main ordered sets supplier in TX architecture. It takes some control signals from the LTSSM, upon which it constructs the desired OS. It also provides feedback to the LTSSM so that it can move forward. The constructed OS is then sent to the

TX\_Framing block, allowing it to be fed to other blocks without ever interrupting the data stream while operating at higher generations.

## • **Working Mechanism**

- It is capable of constructing one of the following OSs (TS1, TS2, EIOS, EISOS, SDS, and Control SKP) based on the value given by type\_OS. Additionally, it constructs the standard SKP when skp\_enable is raised.
- It uses the repetition signal to determine how many OSs of type\_OS are to be sent, allowing the ack signal to be raised accordingly to the LTSSM to move forward in the states.
- The SKP OS has a higher priority than the other OSs. When the skp\_enable is raised by the SKP scheduler, it interrupts the transmission of the stream of the ordered set specified by repetition and type\_OS. Once the SKP is sent (as indicated by raising skp\_done to the SKP scheduler so that it deasserts the skp\_enable), the stream is allowed to continue from where it was interrupted.
- The frame\_skp\_enable is raised during the transmission of the SKP OS to be fed to the TX\_Framing so that it knows when an SKP should be sent during L0, since the OS\_enable generated from the LTSSM would normally be 0 in L0.
- Even though SKP has a higher priority, it is not allowed to interrupt an OS in the middle. Therefore, the OS creator only responds to skp\_enable when it is time for symbol 0 of an OS.
- The signal os\_creator\_done is raised during the transmission of the last symbol of each OS so that the LTSSM controller can use it to move to another state and change type\_OS safely without interrupting an OS.
- When ack\_reset is raised by the LTSSM controller (when making a state transition), it clears the counter responsible for running over repetition and the ack flag, allowing another stream of OS to be started.
- LTSSM\_count\_rst (used to reset the counter that runs over the number of transmitted symbols belonging to a specific OS) is raised by the LTSSM controller when it transitions from L0 or from being electrically idle to sending OSs back again, so that the OS transmission starts at symbol 0.
- The signals (link\_num, lane\_pad, link\_pad, and speed\_change) are only used when type\_OS is TS1 or TS2.
- The signal type\_os\_one\_lane is only used when type\_OS is TS2 to validate sending TS2 with the characteristics specified by (link\_num, lane\_pad, link\_pad, and speed\_change) on all lanes (when it is de-asserted) or on only lane 0 (when asserted) while sending TS1 with pad link and lane numbers on the other lanes.


- Ports

Name	Direction	Size	Description
Clk	Input	1 bit	TX CLK
Rst	Input	1 bit	Global Reset signal
type_OS	input	3 bits	<ul style="list-style-type: none"> <li>-Input from LTSSM</li> <li>-determines the OS type that is needed to be transmitted</li> <li>-TS1 (000)</li> <li>-TS2 (001)</li> <li>-SDS (010)</li> <li>-EIOS (100)</li> <li>-EIEOS (101)</li> <li>-Control SKP (011)</li> </ul>
Repletion	input	2 bits	<ul style="list-style-type: none"> <li>-Input from LTSSM</li> <li>-Specifies the number of times an OS is to be sent, so that the <b>ack</b> signal could be raised accordingly.</li> <li>- 1024, 16, 32 or unconditioned transmission</li> </ul>
link_num	input	8 bits	<ul style="list-style-type: none"> <li>-Input from LTSSM</li> <li>-Specifies the value of the link number filed in TS1 or TS2, to be used during link training</li> </ul>
Gen	input	1 bit	<ul style="list-style-type: none"> <li>-Specifies which generation the system is working at, so that the correct symbols for the specified OS could be chosen.</li> <li>-Low generation (0)</li> <li>-High generation (1)</li> </ul>
lane_pad	input	32 bits	<ul style="list-style-type: none"> <li>-Input from LTSSM</li> <li>-One bit for each lane</li> <li>-A value of 1 corresponding to a specific lane indicates a PAD symbol is to be sent in the lane number field in TS1 or TS2. Otherwise, the lane number is to be sent.</li> </ul>
link_pad	input	32 bits	<ul style="list-style-type: none"> <li>-Input from LTSSM</li> <li>-One bit for each lane</li> <li>-A value of 1, corresponding to a specific lane, indicates a PAD symbol is to be sent in</li> </ul>

			the link number field in TS1 or TS2. Otherwise, the link number given by <b>link_num</b> is to be sent.
<b>type_os_one_lane</b>	input	1 bit	-Input from LTSSM -It's only used when sending TS2, to specify whether the <b>type_OS</b> applies for all lanes or only one lane (lane0)
<b>skp_enable</b>	input	1 bit	-Input from SKP_COUNTER (scheduler) -when raised, it indicates a SKP OS is to be sent.
<b>enable_LTSSM</b>	input	1 bit	-When asserted, it enables keeping counting on the symbols for the specified OS and the number of OSs to be sent
<b>speed_change</b>	input	1 bit	-Input from LTSSM -When asserted, the speed change bit in TS1 or TS2 is to be set.
<b>ack_reset</b>	input	1 bit	-Input from LTSSM -When asserted, it clears the counter that runs over the specified number of OSs to be sent, and the <b>ack</b> signal
<b>LTSSM_Count_rst</b>	input	1 bit	-Input from LTSSM -When asserted, it clears the counter that runs over each symbol in the OS
<b>skp_done</b>	output	1 bit	-Output to SKP_COUNTER (scheduler) -It is raised when the scheduled SKP transmission is finished.
<b>frame_skp_enable</b>	output	1 bit	-Output to TX_Framing. -To be used as an indicator that a SKP OS is to interrupt the current running transmission
<b>o_OS</b>	output	256 bits	-Output to TX_Framing. -Represents the constructed symbols for the OS (8bit symbol for each lane)
<b>o_K</b>	output	32 bits	-Output to Scrambler -One bit for each 8bit symbol in the <b>o_OS</b>

			-A value of 1, corresponding to a specific lane (symbol), indicates that the corresponding symbol is a control one.
<b>Ack</b>	output	1bit	-Output to LTSSM. -When asserted, it indicates that the transmission specified by the <b>repetition</b> is finished
<b>os_creator_done</b>	output	1bit	-Output to LTSSM. -When asserted, it indicates that the last symbol (normally symbol 15) of the current running OS is being transmitted

### 3.3. LTSSM Module



## • **Description**

- The module is responsible for managing the link training and status state machine in PCIe. The module has various parameters and interfaces that allow it to interact with other components of the system, such as the Data Link Layer, Receiver (Rx), Transmitter (Tx), PIPE (Physical Interface for PCI Express), Decoder, Ordered Set (OS) Creator, Timer, and SKP (Skipping) Scheduler.
- The key functionalities of this module include:
  1. Link Management: It handles the link-up status, link retraining, and power state changes.
  2. Receiver Detection: It controls the receiver detection process and tracks the detected receiver lanes.
  3. Link Training: It manages the link training process, including sending ordered sets and configuring the link.
  4. Link Number Handling: It stores and manages the received link number during the link training process.
  5. Lane Configuration: It tracks the lanes that have received non-padded link or lane numbers and configures the lanes accordingly.
  6. State Transition: It handles the state transitions of the link training and status state machine based on various input signals and conditions.
  7. Timing Control: It utilizes various timers to manage the timing of different events during the link training and status processes.

## • **Working Mechanism**

- The working mechanism of the LTSSM block is as follows:
  1. **Initialization and Link Management:**
    - The module initializes based on the given parameters (symbol width, state width, number of lanes).
    - It manages the link status by asserting the O\_Link\_Up signal when the link is ready, and the O\_Retrain\_succ signal when a link retraining process is successful.
    - It handles power state changes by updating the O\_Actual\_pwr signal based on the received I\_Pwr\_States.
    - It coordinates link recovery processes with the Data Link Layer by asserting the Physical\_recovery signal.

## **2. Receiver Detection and Lane Tracking:**

- The module instructs the PIPE interface to start the receiver detection process using the O\_St\_Detect signal.
- It tracks the detected receiver lanes using the I\_Rcv\_Detected input signal from the PIPE interface.
- It monitors the electrical idle state of the receiver lanes using the I\_RX\_Eldle input signal and controls the TxEleIdle\_PIPE signal to force the PIPE interface into electrical idle when necessary.

## **3. Link Training Process:**

- The module coordinates the link training process by controlling the Transmitter and Ordered Set Creator modules.
- It manages the transmission of ordered sets, such as TS1, TS2, and EIEOS, using the type\_OS, repetition, LTSSM\_Count\_RST, and lane\_pad signals.
- It communicates with the PIPE interface to change the link rate using the O\_rate\_PIPE signal.

## **4. Link Number Handling:**

- The module receives the link number information from the Decoder module using the link\_num signal.
- It stores the received link number and provides it to other modules through the rcv\_link\_num output signal.

## **5. Lane Configuration:**

- The module tracks the lanes that have received non-padded link or lane numbers using the pad\_link\_flag and done\_cnt signals from the Decoder module.
- It configures the lanes accordingly and provides the controller\_stop and controller\_RST signals to control the operation of the decoder.

## **6. State Transition and Timing Control:**

- The module manages the state transitions of the link training and status state machine based on various input signals and conditions.
- It utilizes internal timers and counters to manage the timing of different events during the link training and status processes.

- The current state of the state machine is made available through the `current_state` output signal.

- Ports**

Name	Direction	Size	Description
<code>CLK</code>	input	1 bit	TX Clock
<code>RST</code>	input	1 bit	Global reset signal
<code>ACK</code>	input	1 bit	When asserted, it indicates that the transmission specified by the repetition is finished
<code>os_creator_done</code>	input	1 bit	When asserted, it indicates that the last symbol (normally symbol 15) of the current running OS is being transmitted
<code>link_num</code>	input	8 bits	Stores the link numbers received to choose one of these link numbers and store it.
<code>done_cnt</code>	input	32 bits	Illustrates that the last required symbol in OS's is received for the Configuration.linkwidth.start state.
<code>type_OS_dec</code>	input	32 bits	Indicates the type of OS whether it's TS1 or TS2
<code>UpConfig_DataR</code>	input	8 bits	Indicates the supported data rate of the device and the upconfigure bit.
<code>loopback</code>	input	1 bit	Demonstrates the received loopback bit in LTSSM.
<code>disable_reg</code>	input	1 bit	Indicates that the link should be disabled
<code>recovr_speedequ_config</code>	input	32 bit	Illustrates that the received TS1's with directed speed change variable equal to speed change bit for Recovery.rcvlock state.
<code>recovr_recvconfig</code>	input	32 bit	Indicates that speed change bit = 1 for the Recovery.rcvlock state.

<b>type_IDL_TS</b>	input	1 bit	Indicates that the received symbol is IDL or TS1.
<b>cons_count</b>	input	4 bits	Comes from the decoder to enable next state advancing as the right number of counts is reached.
<b>pad_link_flag</b>	input	32 bit	Indicates the none matched link number or lane number.
<b>I_PhysStatus</b>	input	1 bit	Asserted when certain PHY functions has been completed, such as power management, receiver detection, and rate change.
<b>I_Pwr_States</b>	input	2 bits	The data link layer directs the physical layer to a certain power state. 00: L0 01: L0s 10: L1 11: L2
<b>Retrain</b>	input	1 bit	Asserted by the data link layer to instruct the physical layer into recovery to retrain the link.
<b>Block_Type</b>	input	1 bit	Indicates the type of the block 0: Data 1: Ordered set
<b>EIEOS_Flag</b>	input	1 bit	Output from PF, to be raised when an EIEOS ID is seen which means link partner has entered recovery
<b>phy_rx_error</b>	input	1 bit	Asserted when a receiver error is detected
<b>ack_idle</b>	input	1 bit	Asserted when 16 idles are sent successfully
<b>I_RX_Eldle</b>	input	32 bits	Asserted whenever the receiver is detected to be in electrical idle.
<b>I_Rcv_Deteted</b>	input	32 bits	Specifies that a receiver Detected on all lanes
<b>time_out1</b>	input	1 bit	Asserted when timer reach to the required number of cycles based on timeout_value1 to


			move to another state and this used as the default time out signal for all states
<b>time_out2</b>	input	1 bit	Asserted when timer reach to the required number of cycles based on timeout_value2 (1ms) to move to detect quiet from detect rate change
<b>time_out3</b>	input	1 bit	Asserted when timer reach to the required number of cycles based on timeout_value3 (800ns) to move to Recovery_Speed_Power_Up after rate change in recovery_Speed_rate_Change
<b>Gen</b>	input	1 bit	Specifies which generation the system is working at, so that the correct symbols for the specified OS could be chosen. -Low generation (0) -High generation (1)
<b>directed_speed_change</b>	Output	1 bit	When asserted, the speed change bit in TS1 or TS2 is to be set.
<b>Repetition</b>	Output	2 bits	Specifies the number of times an OS is to be sent, so that the ack signal could be raised accordingly. - 1024, 16, 32 or unconditioned transmission
<b>reset_ack</b>	Output	1 bit	When asserted, it clears the counter that runs over the specified number of OSs to be sent, and the ack signal
<b>type_OS</b>	Output	1 bit	Determines the OS type that is needed to be transmitted -TS1 (000) -TS2 (001) -SDS (010) -EIOS (100) -EIEOS (101) -Control SKP (011)

<b>LTSSM_Count_rst</b>	Output	1 bit	When asserted, it clears the counter that runs over each symbol in the OS
<b>type_os_one_lane</b>	Output	1 bit	It's only used when sending TS2, to specify whether the type_OS applies for all lanes or only one lane (lane0)
<b>lane_pad</b>	Output	32 bits	One bit for each lane -A value of 1 corresponding to a specific lane indicates a PAD symbol is to be sent in the lane number field in TS1 or TS2. Otherwise, the lane number is to be sent.
<b>link_pad</b>	Output	32 bits	One bit for each lane -A value of 1, corresponding to a specific lane, indicates a PAD symbol is to be sent in the link number field in TS1 or TS2. Otherwise, the link number given by link_num is to be sent.
<b>rcv_link_num</b>	Output	8 bits	Determine the settled link number
<b>current_state</b>	Output	5 bits	Informs the decoder the state of LTSSM.
<b>controller_rst</b>	Output	1 bit	Reset the decoder registers and consecutive OS's counter
<b>controller_stop</b>	Output	32 bits	Stops the consecutive counter of OS's when the required number of counts is reached
<b>O_Link_Up</b>	Output	1 bit	Informs the data link layer that the training of the link has finished, and the link is now operational, ready to receive data.
<b>O_Retrain_succ</b>	Output	1 bit	Informs the data link layer the retraining has finished successfully.
<b>O_Actual_pwr</b>	Output	2 bits	Informs the Data Link Layer with the power state.

			00: L0 01: L0s 10: L1 11: L2
<b>Physical_recovery</b>	Output	1 bit	Asserted when a link recovery process is initiated by MAC layer
<b>PIPE_CNT_rst</b>	Output	1 bit	Resets the Pipe counter to 0.
<b>rst_BA</b>	Output	1 bit	Resets the Block Alignment and type detection block.
<b>PF_EN</b>	Output	1 bit	Enables the packet filtering block
<b>BA_EN</b>	Output	1 bit	Enables the Block Alignment and type detection block.
<b>os_enable</b>	Output	1 bit	Output to the OS_Creator to begin sending ordered sets.
<b>o_EN_blocks</b>	Output	1 bit	Enables Tx blocks for data and OS transmission
<b>IDL_rst</b>	Output	1 bit	Aims to reset the Idle count to 0.
<b>idle_16</b>	Output	1 bit	Asserted when 16 idles are required to be sent during link training
<b>TxEleclidle PIPE</b>	Output	32 bits	Forces TX output to electrical Idle
<b>O_rate_PIPE</b>	Output	1 bit	Controls the link data rate.
<b>powerDown_PIPE</b>	Output	1 bit	Informs the pipe of the power current power state
<b>O_St_Detect</b>	Output	32 bits	Directs the PIPE to start receiver detection.
<b>o_PIPE_rst</b>	Output	1 bit	Direct the Pipe to reset state as the MAC must hold the PHY in reset until power and CLK to the PHY are stable.
<b>start_speed_neg</b>	Output	1 bit	Output to the timer to indicate the timer to start counting number of cycles needed for (800 ns) to move to Recovery_Speed_Power_UP
<b>time_value1</b>	Output	3 bits	Output to the timer to be able to determine the number of cycles to assert time_out1


			signal in all states as this is the default input timer signal
<b>time_value2</b>	Output	1 bit	Output to the timer to be able to determine the number of cycles to assert time_out2 signal in detect_rate_change state.
<b>Start</b>	Output	1 bit	Output to the timer to start counting the time from a transition to another.
<b>skp_RST</b>	Output	1 bit	Aims to reset the SKP count to 0.
<b>Soft_RST_blocks</b>	Output	1 bit	Synchronous reset to all the blocks
<b>o_config_lanes</b>	Output	1 bit	Determines the lane configuration 0: 1 lane 1: 32 lanes

- **Implementation**



# 1. Detect

- Detect Diagram



- Detect Description

- In the Detect state, each transmitter undertakes actions to determine the presence of a receiver at the opposite end of the link.

- Substates

- **Reset**

- Description

- This is the initial state after any reset, the power must be "P1", indicating low power as the device did not start its operations yet, the transmitter must be put in Electrical idle mode as there will be no transmission until the completion of the detect state.

- **State Transition**

**Exit to detect\_quiet”**

- if the Phystatus signal is asserted indicating that the power and the process of putting the transmitter in electrical idle is completed successfully.

➤ **detect\_rate\_change**

- **Description**

- The purpose of this state is to transition to the lowest data rate (2.5GT/s) if the transition to the detect state occurs after the data rate was increased to a speed higher than 2.5 GT/s, as the link training must be completed till L0 with the low data rate for backward compatibility, and then if a higher data rate is supported, the transition is made from L0 to the recovery state to increase the speed.

- **State Transition**

**Exit to detect\_quiet**

- After the Phystatus signal is asserted indicating that the data rate has been changed to 2.5GT/s successfully, and if 1ms has already passed since entering this state.

**Exit to detect\_time\_1ms**

- After the Phystatus signal is asserted indicating that the data rate has been changed to 2.5FT/s successfully, but the time since entering this state is less than 1ms, hence the transition must be made to an intermediate state (Exit to detect\_time\_1ms), before proceeding to detect\_quiet state, as indicated by the standard.

➤ **detect\_time\_1ms**

- **Description**

- The purpose of this state is to wait until the time of 1ms has passed since entering detect with a high data rate.

- **State Transition**

**Exit to detect\_quiet**

- After the timeout signal is asserted pointing to the completion of the 1ms.

➤ **detect\_quiet**

- **Description**

- The purpose of this state is to clear multiple variables to prepare for the next states such as: Link\_Up and directed\_speed\_change.

- **State Transition**

**Exit to detect\_active**

- After 12 ms timeout or when any lane exits electrical idle.

➤ **detect\_active**

- **Description**

- The purpose of this state is to start detecting the presence of a receiver at the other end, and this is done by asserting a signal that serves to initiate the detection process in the electrical part of the layer and wait for the assertion of the Phystatus indicating the completion of the detection process successfully.

- **State Transition**

**Exit to pre\_polling**

- If upon the completion of the detection process, all 32 lanes have detected the presence of a receiver at the other end.

**Exit to detect\_again**

- If upon the completion of the detection process, not all 32 lanes have detected the presence of a receiver, hence there is a possibility that more lanes might detect the presence of a receiver but need more time, so the transition is made to detect\_again.

➤ **detect\_again**

- **Description**

- The purpose of this state is to provide the device with an additional opportunity to detect the presence of a receiver. This process continues for 12 ms.

- **State Transition**

**Exit to detect\_quiet"**


- If after timeout and the assertion of the phystatus signal, the detected lanes are different than those registered in the previous detect\_active state.

**Exit to pre\_polling**

- If after timeout and the assertion of the phystatus signal, the detected lanes are the same as those registered in the detect\_active state.

## **2. Polling**

- **Polling Diagram**



- **Polling Description**

- Up to this juncture, the link has remained in the electrical idle state. However, during Polling, the LTSSM TS1s and TS2s are exchanged between the connected devices. The principal objective of this state is for the devices to mutually comprehend their communications. Specifically, they aim to achieve synchronization. Once synchronization is achieved, each device reliably receives TS1 and TS2 ordered-sets from its link partner.

- **Substate Description**

- **Pre-Polling**

- **Description**

- The purpose of this substate is to bring the TX link out of the electrical idle state, enabling the transmission of TS1 ordered sets to initiate the link training process.
    - Nothing is sent during this substate as the link remains inactive. Only the power of the pipe is changed from P1 to P0.

- **State Transition**

- Exit to Polling\_Active**

- This transition occurs when the PHY status of the pipe is raised, indicating that the power has been successfully increased and the system is ready to proceed.

- **Polling Active**

- **Description**

- The purpose of this substate is for each receiver to acquire bit lock and symbol lock using the received TS1 ordered sets.
    - The transmitter sends TS1 Ordered Sets with Lane and Link numbers set to PAD on all lanes that detected a receiver during the Detect phase.

- **State Transition**

**Exit to Polling\_Configuration:**

- This transition occurs after at least 1024 TS1 Ordered Sets are transmitted, and all lanes that detected a receiver during Detect receive eight consecutive training sequences satisfying any of the following conditions:
  - TS1 with Lane and Link numbers set to PAD and the Compliance Receive bit (bit 4 of Symbol 5) is 0b.
  - TS1 with Lane and Link numbers set to PAD and the Loopback bit (bit 2 of Symbol 5) is 1b.
  - TS2 with Lane and Link numbers set to PAD.

**Otherwise, after a 24 ms timeout from first entering polling\_active:**

**Exit to Polling\_Configuration:**

- If any lane that detected a receiver during Detect receives eight consecutive training sequences satisfying any of the following conditions:
  - TS1 with Lane and Link numbers set to PAD and the Compliance Receive bit (bit 4 of Symbol 5) is 0b.
  - TS1 with Lane and Link numbers set to PAD and the Loopback bit (bit 2 of Symbol 5) is 1b.
  - TS2 with Lane and Link numbers set to PAD.
- Additionally, a minimum of 1024 TS1 Ordered Sets must be transmitted after receiving one TS1 or TS2 Ordered Set.

**Else: Transition back to Detect.**

➤ **Polling Config**

- **Description**

- In this substate, the transmitter will stop sending TS1s and begin sending TS2s. The purpose of transitioning to TS2s is to signal to the link partner that the device is ready to proceed to the next state in the state machine. This serves as a handshake mechanism to ensure that both devices on the link move through the LTSSM together. Neither device can advance to the next state until both are ready. By sending TS2 ordered sets, devices advertise their readiness. Once a device is both sending and receiving TS2s, it

confirms that it and its link partner are ready to proceed to the next state.

- The transmitter sends TS2 Ordered Sets with Link and Lane numbers set to PAD on all lanes that detected a receiver during Detect.

- **State Transition**


**Exit to Configuration:**

- This transition occurs after eight consecutive TS2 Ordered Sets, with Link and Lane numbers set to PAD, are received on any lanes that detected a receiver during Detect, and 16 TS2 Ordered Sets are transmitted after receiving one TS2 Ordered Set.

**Otherwise, after a 48 ms timeout,** transition back to Detect.

### 3. Configuration

- Configuration Diagram



- Configuration Description

- The main goal of this state is to discover how the port has been connected and assign lane numbers for it. For example, there may be 8

lanes available, but only 2 are active, or the lanes can be split into multiple links, such as two x4 links.

- Ports have defined roles that depend on whether they are facing upstream or downstream. The description of these substates is therefore grouped into the behavior for downstream lanes and for upstream lanes.
- The downstream port (the port that transmits downstream) plays the "leader" role on this link to walk through the rest of the states in the link initialization process. The upstream port (the port that transmits upstream) plays the "follower" role.
- The leader, or downstream port, will specify the link and lane numbers to the upstream port, and the upstream port will simply reply with the same values it was told, unless there is a conflict.
- The link and lane numbers are reported in the fields of the TS1s exchanged during this time. These fields contain PAD symbols as a placeholder until actual values are assigned.

- **Substate Description**

- **Config\_linkwidth\_start**

- **Description**

- The purpose of this state is to settle on a link number, hence the downstream starts sending TS1s with a link number set to value between 0-255, and the upstream settles on one of the sent link numbers.
- During this state and as an upstream port, the transmitter sends TS1s with link and lane set to PAD.

- **State Transition**

- Exit to config\_linkwidth\_accept**

- if any detected lanes receive two consecutive TS1s with non\_PAD link number and PAD lane number, the upstream must choose one of the sent link numbers and start sending TS1s with the link number set to the chosen value and PAD lane number in the config\_linkwidth\_accept state.

- Exit to Detect**

- If after 24 ms timeout, and the above condition is not satisfied.

## ➤ Configuration.Linkwidth.Accept

- **Description**

- After the Downstream start the configuration of link num in Configuration.Linkwidth.Start by sending TS1's with non-PAD Link number and PAD lane numbers. Upstream port accept the link configuration in this substate by sending back TS1s ordered-sets on all its Lanes that received link number with the same Link number and PAD lane numbers. After Downstream receive these TS1s with the same link number and PAD lane numbers, it starts the Lane numbers Configuration by sending TS1's with non-PAD link numbers and actual lane numbers instead PADS.

## ➤ State transition

### **Exit to “Configuration.Lanenum.Wait”**

- The next state will be Configuration.Lanenum.Wait if Upstream port received 2 consecutive TS1s with the same non-PAD link number and non-PAD lane numbers on all lanes that Transmit TS1's with non-PAD link number and PAD Lane numbers.
- Otherwise, after 2ms timeout

### **Exit to “Configuration.Lanenum.Wait”**

- The next state will be Configuration.Lanenum.Wait if Upstream port received 2 consecutive TS1s with the same non-PAD link number and non-PAD lane number on any lane that Transmit TS1's with non-PAD link number and PAD Lane numbers.

### **Exit to “Detect state”**

- If none of the other conditions are true, the next state will be Detect.

## ➤ Configuration.Lanenum.Wait

- **Description**

- After the Downstream start the configuration of lane num in Configuration.Linkwidth.Accept by sending TS1's with non-PAD Link number and non-PAD lane numbers. Upstream port accept the lane number configuration in this substate by sending back TS1s ordered-sets on all its Lanes that received non-PAD link number and non-PAD lane numbers with the same Link number and non-PAD

lane numbers that are assigned sequentially from 0 to maximum number possible for link.

- **State transition.**

#### **Exit to “Configuration.Lanenum.Accept”**

The next state will be Configuration.Lanenum.Accept if either of the 2 cases is true:

- Upstream port received 2 consecutive TS1s with same non-PAD link number and different non-PAD lane numbers from when the Lane first entered this substate on all lanes that Transmit TS1's with non-PAD link number and non-PAD Lane numbers.
- Upstream port received 2 consecutive TS2s with same non-PAD link number and non-PAD lane numbers on all lanes that Transmit TS1's with non-PAD link number and non-PAD Lane numbers.
- Otherwise, after 2ms timeout

#### **Exit to “Configuration.Lanenum.Accept”**

The next state will be Configuration.Lanenum.Accept if either of the 2 cases is true:

- Upstream port received 2 consecutive TS1s with same non-PAD link number and different non-PAD lane number from when the Lane first entered this substate on any lane that Transmit TS1's with non-PAD link number and non-PAD Lane numbers.
- Upstream port received 2 consecutive TS2s with same non-PAD link number and non-PAD lane numbers on any lane that Transmit TS1's with non-PAD link number and non-PAD Lane numbers.

#### **Exit to “Detect state”**

- If none of the other conditions are true, the next state will be Detect.

### ➤ **Config.Lanenum. Accept**

- **Description**

- In the Configuration.Lanenum.Accept state, the Upstream Port has now received either TS2 ordered sets or TS1 ordered sets from the Downstream Port. These ordered sets contain the negotiated Link and Lane numbers, rather than just the default PAD values. At this juncture, the Upstream Port must evaluate the Link and Lane

numbers that were received from the Downstream Port. The Upstream Port needs to determine whether a viable Link can be established using the Lane configuration information provided by the Downstream Port.

- **State Transition**

**Exit to "Configuration.Complete":**

- If the Upstream Port receives two consecutive TS2 ordered sets with the same non-PAD Link and Lane numbers
- And these numbers match the Link and Lane numbers being transmitted in the TS1 ordered sets for those Lanes
- Then the link configuration is successful, and the state machine will transition to the Configuration.Complete state.

**Exit to "Configuration.Lanenum.Wait":**

- If a working link can be formed using a subset of the Lanes
- The Upstream Port receives two consecutive TS1 ordered sets on those Lanes, with the same non-PAD Link number but new sequential Lane numbers
- The goal is to use a smaller group of Lanes to establish a functional link
- In this case, the state machine will transition to the Configuration.Lanenum.Wait state.
- The new Lane numbers must start from zero and increase sequentially to cover the selected Lanes
- Any Lanes that don't receive TS1 ordered sets cannot be part of the group and will disrupt the Lane numbering
- The unused Lanes must send TS1 ordered sets with PAD values for Link and Lane.

**Exit to "Detect State":**

- If no viable link configuration can be established
- Or if all Lanes receive two consecutive TS1 ordered sets with PAD values for Link and Lane numbers
- Then the state machine will reset and transition back to the Detect state.

➤ **Config.Complete**

- **Description**

- This substate within the Configuration state exclusively handles the exchange of TS2s. TS2s serve the purpose of confirming readiness between two devices on a link before proceeding to

the next state. It marks the final confirmation of the Link and Lane numbers exchanged in the preceding TS1s.

- Upon entering this substate, a device may adjust the data rates it supports and its upconfigure capability. However, it must maintain these values throughout this substate.
- If using 8b/10b encoding, Lane-to-Lane de-skew must be completed before exiting this state.
- TS2 Ordered Sets should be transmitted using Link and Lane numbers that correspond to those received in the TS1 Ordered Sets.

- **State Transition**

**Exit to Configuration.Idle**

- This occurs immediately after all lanes transmitting TS2 Ordered Sets receive eight consecutive TS2 Ordered Sets with matching Lane and Link numbers (non-PAD) and identical data rate identifiers (including identical Link Upconfigure Capability (Symbol 4 bit 6)). Additionally, 16 TS2 Ordered Sets must be sent after receiving one TS2 Ordered Set.

**Otherwise, after a 2 ms timeout:**

**Exit to Detect**

- If the current data rate is 2.5 GT/s or 5.0 GT/s.

**Exit to Configuration.Idle**

- If the idle\_to\_rlock\_transitioned variable is less than FFh and the current data rate is 8.0 GT/s or higher.

**Else**

- The next state is Detect.

**Notes on Transition to Configuration.Idle:**

- i. The changed\_speed\_recovery variable is reset to 0b.
- ii. Lanes that are not part of the configured Link are no longer associated with the LTSSM and must transition to electrical idle.

## ➤ **Config.Idle**

- **Description**

- During the Configuration.Idle substate, the transmitter is sending idle data and waiting for the minimum number of received idle data so the link can transition to L0. During this time, the Physical Layer reports to the upper layers that the link is operational (Linkup = 1b).
- For 8b/10b encoding, the transmitter is sending idle data on all configured lanes. Idle data are just data zeros that get scrambled and encoded.
- For 128b/130b encoding, the transmitter sends one SDS Ordered Set on all configured lanes followed by idle data symbols. The first idle symbol on lane 0 is the first symbol of the data stream.

- **State Transition**

### **Exit to “L0 State”**

- If using 8b/10b encoding, the next state is L0 if the following conditions are met:
  - 8 consecutive idle data symbol times are received on all configured lanes
  - 16 symbol times of idle data were sent after receiving one idle symbol
  - This state wasn't entered by a timeout from Configuration.Complete
- If using 128b/130b encoding, the next state is L0 if the following conditions are met:
  - 8 consecutive idle data are received on all configured lanes
  - 16 idle symbols were sent after receiving one idle symbol
  - This state wasn't entered by a timeout from Configuration.Complete
- Before data stream processing begins, lane-to-lane de-skew must be completed. The idle symbols must also be received in data blocks.
- If the software set the Retrain Link bit in the Link Control register since the last transition to L0 from Recovery or Configuration, the downstream port must set the Link Bandwidth Management bit in the Link Status register to 1b. This indicates the change was not hardware initiated (autonomous).
- The "idle\_to\_rlock\_transitioned" variable is cleared to 00h on transition to the L0 state.

### **After a 2ms timeout: Exit to “Detailed Recovery Substates”**

If the idle\_to\_rlock\_transitioned variable is less than FFh, the next state is the Detailed Recovery Substates (Recovery.RcvrLock).

Then:


- a) For an 8.0 GT/s link, increment the idle\_to\_rlock\_transitioned variable by 1.
- b) For 2.5 or 5.0 GT/s links, set the idle\_to\_rlock\_transitioned variable to FFh.
- c) The idle\_to\_rlock\_transitioned variable keeps track of how many times the LTSSM has transitioned from the Configuration.Idle state to the Recovery state. This is because the initial sequence isn't working, likely due to improper equalization or an incompatible speed. This variable limits the number of these attempts to 256 (when the count reaches FFh) to avoid an endless loop. If the link still isn't working after 256 attempts, the next state is the Detect state, in the hopes that starting over may yield a better result.

### **Exit to “Detect State”**

Otherwise (meaning idle\_to\_rlock = FFh), the next state is Detect.

## 4. Recovery

- Recovery Diagram



- Recovery Description

- After Training the Link we move to L0 as normal mode and if everything works as expected so, no need to go to Recovery state but there are 2 reasons that we have to go Recovery state then return to normal mode. First once L0 is reached with a data rate of 2.5 GT/s and both devices support higher speeds, the LTSSM goes to Recovery and attempts to change the Link speed to the highest

commonly supported/advertised speed, Secondly Handling Error whether Physical Layer Error in RX or Directed from Data Link Layer to retrain the link. . In this state, Bit Lock and either Symbol Lock or Block Alignment is re-acquired and the Link is de-skewed again and The Link and Lane Numbers should remain unchanged.

- Either Port can initiate Recovery when receiving IDLES in L0 by sending TS1s to neighboring device and after the 2 devices receive TS1's we enter Recovery state then proceed to other substates as shown in state diagram.

- **Substate Description**

- **Pre\_Recovery**

- **Description**

- Pre.Recovery is a transit state to enter recovery whether handling speed change or handling error. If the purpose of entering the Recovery state is to change speed so we enter this substate from L0 to allow that the initiator device to send TS1s to another device before entering Recovery.RcvrLock and allow that the another device Ensure receiving TS1 then enter to Recovery.rcvrLock and If the purpose of entering the Recovery state is to Handling so we enter this substate from L0 and send EIEOS to enable Block Alignment to recover the link then entering Recovery.RcvrLock.

- **State Transition**

- Exit to Recovery.RcvrLock**

- If Low Gen (Entering to change speed), the next state will be Recovery.RcvrLock if receiving COM character symbol.
- If High Gen (Entering to handle error), the next state will be Recovery.RcvrLock if receiving ack from OS\_Creator that sending 1 EIEOS.

## ➤ Recovery.RcvrLock

- Description

- Recovery.RcvrLock is the entrance substate of Recovery state whether Handling Error or Updating speed entrance and in this substate regardless of the speed change, Transmitters send TS1s on all configured Lanes using the same Link and Lane numbers that were set in Configuration state with speed\_change bit in the Data rate identifier Symbol equal to Directed\_speed\_change variable. If the purpose of entering Recovery to change speed we set Directed\_speed\_change variable.

- State Transition

- Exit to “Recovery.RcvrCfg”**

- The next state will be Recovery.RcvrCfg if 8 consecutive TS1s or TS2s are received whose Link and Lane numbers match what is being sent and their speed\_change bit is equal to the directed\_speed\_change variable.
- Otherwise, after a 24ms timeout:

- Exit to “Recovery.RcvrCfg”**

- The next state will be Recovery.RcvrCfg if 8 consecutive TS1s or TS2s are received whose Link and Lane numbers match what is being sent and their speed\_change bit is equal to 1b.

- Exit to “Detect state”**

- If none of the other conditions are true, the next state will be Detect.

## ➤ recovery\_rcvrconfig

- Description

- The purpose of this state is to verify if any remaining issues need to be addressed in the recovery state before transitioning to L0. Upon entering this state from the recovery\_rcvrlock state, bit and symbol lock have already been established. If the entry into this substate was to reestablish the lock, the transition is made to

recovery\_idle\_skp in order to reach L0 and begin data processing. However, if there was another reason, such as changing the speed, the transition is made to recovery\_speed\_EIOS. Additionally, the data rates advertised by the other device are recorded in this state for potential use in future link training operations.

- During this state, the transmitter sends TS2s with link and lane number values registered from the configuration states, and with the speed bit (bit 7 in symbol 4 in the TS2) equals to the value of the directed\_speed\_change variable, indicating whether the current process in the recovery is intended to change the speed or not.

- **State Transition**

#### **Exit to recovery\_speed\_EIOS**

- if two conditions are true:
  1. Any configured lanes receive eight consecutive TS2s with the lane, link numbers matching those being sent, and if the speed bit is asserted, indicating an ongoing speed change process, hence the transition is made to this state to send the EIOS to prepare the transmitter lanes to enter electrical idle, and inform the other device.
  2. 32 TS2s have been sent since receiving one TS2 with specified features in condition one.

#### **Exit to recovery\_idle\_skp**

- if two conditions are true:
  1. any configured lanes receive eight consecutive TS2s with the lane, link numbers matching those being sent, and if the speed bit is deasserted, indicating that there is no speed change process, and the transition must be made to recovery\_idle\_skp state to reach the L0 state and start data processing.
  2. 16 TS2s have been sent since receiving one TS2 with specified features in condition one.
- The directed\_speed\_change and the changed\_speed\_change variables are cleared upon the transition to indicate that the process of the speed change is done and prepare them to take the correct values if the recovery state is entered later again for other speed changing reasons.

#### **Exit to Config\_linkwidth\_start**

- if any lanes received 8 consecutives TS1s with different link and lane number, than those recorded since completion of configuration state, indicating that the other device has made the transition to the configuration state, to reconfigure the link width, due to inappropriate operation with the current settings.

#### **Exit to detect**

- If after 48 ms timeout and none of the above conditions is true.

### ➤ **Recovery\_Speed\_EIOS**

- **Description**

- Recovery.Speed.EIOS is the entering substate to change the rate of the link by preparing the 2 devices for that change as we send 1 EIOS to inform another device that we will enter the IDLE state.

- **State Transition**

#### **Exit to Recovery.Speed.TX.IDLE**

- The next state will be Recovery.Speed.TX.IDLE if we receive ack from OS\_Creator that Sending 1 EIOS.

### ➤ **Recovery\_Speed\_TX\_IDLE**

- **Description**

- Recovery.Speed.TX.IDLE is the substate that we Enter TX in IDLE state by Power down the link and wait for ack from PIPE that we are in IDLE state and remain in this IDLE state until Ensuring that RX device is in IDLE state so we check this before Exit from IDLE state so, after receiving the ack from PIPE that we are in IDLE state then we check the state of RX device if IDLE state so we move to change the rate directly and if not we go to another state to wait for RX device go to IDLE state.

- **State Transition**

**Exit to Recovery.Speed.Rate.Change**

- The next state will be Recovery.Speed.RX.IDLE if we receive ack from PIPE that we are in IDLE state and the RX device in IDLE state through  $I\_RX\_Idle = \{d32\{1'b1\}\}$ .

**Exit to Recovery.Speed.RX.IDLE**

- The next state will be Recovery.Speed.RX.IDLE if we receive ack from PIPE that we are in IDLE state and the RX device not in IDLE state through  $I\_RX\_Idle != \{d32\{1'b1\}\}$ .

**Exit to Detect state**

- The next state will be Detect if the Recovery speed state Time (48 ms) is out.

➤ **Recovery\_Speed\_RX\_IDLE**

- **Description**

- Recovery.Speed.RX.IDLE is the substate that we wait RX device until enter in IDLE state after TX sending EIOS and entered IDLE state and after ensuring that Rx device enter in IDLE state we move forward to Recovery\_Speed\_Rate\_Change.

- **State Transition**

**Exit to Recovery.Speed.Rate.Change**

- The next state will be Recovery.Speed.RX.IDLE if the RX device enter in IDLE state through  $I\_RX\_Idle = \{d32\{1'b1\}\}$ .

**Exit to Detect state**

- The next state will be Detect if the Recovery speed state Time (48 ms) is out.

➤ **Recovery\_Speed\_Rate\_Change**

- **Description**

- Recovery\_Speed\_Rate\_Change is the substate that actually we change the rate using the O\_rate signal to PIPE and wait until receiving ack from PIPE that rate is already changed and also check if the time needed to power up is timed out or not as if time is out we

move directly Recovery\_Speed\_Power\_Up and if not we move to Recovery\_Speed\_Wait\_Neg to wait for this time.

- **State Transition**

Exit to Recovery.Speed.Wait.Neg

- The next state will be Recovery.Speed.Wait.Neg if we receive ack from PIPE that the rate is already changed through I\_PHY\_Status = 1. And time needed to power up (800ns) hasn't been finished yet.

Exit to Recovery.Speed.Power.Up

- The next state will be Recovery.Speed.Power.Up if we receive ack from PIPE that the rate is already changed through I\_PHY\_Status = 1. And time needed to power up (800ns) has been finished.

Exit to Detect state

- The next state will be Detect if the Recovery speed state Time (48 ms) is out.

## ➤ **Recovery\_Speed\_Power\_Up**

- **Description**

- Recovery.Speed.Power.Up is the substate that we Power up the TX device to exit IDLE state and return to normal mode through PowerDown\_PIPE = P0 and wait for ack from PIPE that we already powered up the TX device.

- **State Transition**

Exit to Recovery.Speed.EIEOS

- The next state will be Recovery.Speed.EIEOS if we received ack from PIPE that the power is up.

Exit to Detect state

- The next state will be Detect if the Recovery speed state Time (48 ms) is out.

## ➤ Recovery\_Speed\_Wait\_Neg

- **Description**

- Recovery.Speed.Wait.Neg is the substate that we wait for the needed time which is 800ns to be able to Power up the TX device then allow that for sending EIEOS so, after time out we move forward to Recovery.Speed.Power.Up

- **State Transition**

Exit to Recovery.Speed.Power.Up

- The next state will be Recovery.Speed.Power.Up after 800 ns timeout.

Exit to Detect state

- The next state will be Detect if the Recovery speed state Time (48 ms) is out.

## ➤ Recovery\_Speed\_EIEOS

- **Description**

- Recovery.Speed.EIEOS is the substate that we send 1 EIEOS to enable Block Alignment and and allow that RX to be in normal mode and wait for the Ack from OS\_Creator then move to Recovery.RcvrLock.

- **State Transition**

Exit to Recovery.RcvrLock

- The next state will be Recovery.RcvrLock if we received ack from OS\_Creator that we already sent 1 EIEOS.

Exit to Detect state

- The next state will be Detect if the Recovery speed state Time (48 ms) is out.

## 5. L0

- **Description**

- L0 is the normal mode state as in this state we send Packets received from Data link layer if it's available and enter L0 state after Training process with data rate 2.5 GT/s so, we can upgrade the rate to common higher data rate by moving to recovery state from L0 and also, in normal mode if any RX error in physical layer happens or directed from data link layer using retrain signal we move to recovery.

- **State Transition**


**Exit to Pre.Recovery**

- If LOW GEN if we received IDL not COM character (TS1 Symbol(0)) as **type\_IDL\_TS = 0**.
- If HIGH GEN if any error happened (retrain = 1 or physical\_Recovery = 1).

**Exit to Recovery.RcvrLock**

- If LOW GEN if we received COM character (TS1 Symbol(0)) as **type\_IDL\_TS = 1**.

### **3.4. SKP Counter**



- **Description**

- The SKP\_Counter module is essential for counting the number of cycles between SKP transmission in high and low GENs. In lower generations, the transmitter schedules a SKP ordered set transmission once every 1180 to 1538 symbol times while in higher generations, the transmitter schedules SKP ordered set once every 370 to 375 blocks, thus the allowed time between SKP transmission equals 6000 Symbol times.

- **Working Mechanism**

- The working mechanism of the SKP Counter block is as follows:
  - 1) Asserting the skp\_enable to notify the OS\_Creator module for time to send the SKP ordered set according to the generation.
  - 2) Checking if the OS\_Creator has already sent the SKP ordered set using skp\_done.
  - 3) Resetting the counter in special states as directed by the LTSSM using skp\_RST.

- **Ports**


Name	Direction	Size	Description
Clk	Input	1 bit	TX Clock
rst	Input	1 bit	Global reset signal
back_pressure	Input	1 bit	The back pressure coming from the buffer logic.
gen	Input	1 bit	The current generation. 1: High Generation 0: Low Generation
skp_done	Input	1 bit	To confirm that the OS_Creator has sent the SKP already
skp_RST	Input	1 bit	Signal from the LTSSM to reset the SKP count to 0
skp_enable	Output	1 bit	To notify the OS_Creator module to send the SKP OS

# Timing diagrams

## 1. Tx Timing Diagrams:


### 1.1. Receiving TLP Case

- In this case we show that when receiving TLP Large packet as we receive it over 2 cycles as the length after framing is 44 Bytes as Transaction layer send the packet with length 9 DW and this packet is TLP as type = 1, last Byte = 19 and end valid = 1 in the last location.




## 1.2. RECEIVING DLLP then TLP case

- In this case we show that when receiving DLLP packet as we receive it over 1 cycle as the length after framing is 8 Bytes and this packet is DLLP as type = 1, last Byte = 5 and end valid = 1 in the last location then sop = 1 so, it's the beginning of another TLP packet as type = 1 and we receive it over cycles as the length = 20 DW, end valid = 1 in the last.



## 1.3. Full Buffer case


- In this case we show throttling case when we throttle Data link layer with throttle = 1 when TX Buffer is full so wr\_en = 0.



## 2. Rx Timing Diagrams:


### 2.1. Sending DLLP then TLP to DLL

- The start of the DLLP is indicated by raising the sop signal.
- Since the interface bus is 32 bytes wide and the DLLP is always 6 bytes, the end\_valid signal is also raised along with the sop in the same cycle, and the eop takes a value of 5 (0 to 5 == 6 bytes).
- The pkt\_type signal is low, indicating the delivery of a DLLP.
- The Length field is not of important value in this case since the length indicator is supposed to mention the length in DW for only TLPs.
- O\_packet = 6 during this transmission, which means that only 6 bytes out of the 32-byte interface bus are of important value.
- In the following cycle, a TLP (indicated by the assertion of pkt\_type) of length 80 DWs is to be delivered.
- This is a large packet that should be sent to the DLL over 11 cycles.
- The start of the TLP is indicated by keeping the sop asserted, but this time the end\_valid is de-asserted since the packet is not to end before another 10 cycles.
- The eop takes the value of 31, and the O\_packet takes the value of 32 over the remaining cycles until the one at which the packet concludes.
- The empty signal is kept de-asserted since packets are being written into the buffer.




## 2.2. Error Reporting case

- This case represents a receiver error that is discovered during a DLLP delivery to the DLL.
- The error is indicated by asserting the receiver error signal. Upon the receiver error assertion, the DLL is to neglect any packet delivered, which is the DLLP in this case, and the buffer is to be flushed, indicated by the assertion of the empty signal.



### 2.3. Empty Buffer case


- In this case, the MAC layer wasn't receiving any packets to be delivered to the DLL, so the empty signal is asserted, and the rd\_en signal from the DLL is de-asserted.
- Then, the start of a TLP of length 80 DWs is written into the buffer, which is indicated by the de-assertion of the empty signal.
- When the DLL detects the de-assertion of the empty signal, it asserts the rd\_en signal.



### 3. LTSSM Timing diagrams:


#### 3.1 Link UP assertion after training

- After Training Process completion, the power state is p0, and the Link\_Up is asserted to allow the data link layer to send packets




#### 3.2 Retrain

- In case the Data link layer kept on receiving the same packet incorrect multiple times, that indicates that the link need to be retrained, and the Retrain signal is asserted




### 3.3 After Reset

- At the beginning the I\_Phystatus signal is asserted until the clk is stable, then the I\_Phystatus signal is de-asserted to allow the operation of the system




### 3.4 Receiver Detection

- In the Detect state, and as directed by the LTSSM, the signal o\_st\_detect is asserted to allow the start of the detection process, and the response when the I\_Phystatus signal is asserted, the I\_Rcv\_Detected is checked to see whether a receiver is detected or not.




### 3.5 Electrical Idle

- In many states in the LTSSM, there is a need to force the transmitter into electrical idle, as there is no data transmission, hence, the O\_E\_Idle signal is asserted.




### 3.6 Data Rate Change

- One of the main roles of the LTSSM is to change the rate of the data when needed, and the pipe must be informed with the desired data rate using the O\_Data\_Rate signal.



### 3.7 Detection of Electrical Idle

- In some cases, the LTSSM needs to know the state of the receiver to take an action, as a result there is a signal (`I_RX_Idle`) that is asserted from the PIPE, when the receiver is detected to be in electrical idle.



## ❖ Design Team Verification input

- **Test case** : description of what the check point is and the aim of this proposed test
- **Test Scenario** : What signals, along with their values, when seen indicates the occurrence of this specific case. In most cases, these signals are Tx\_Buffer outputs.
- **Expected** : the expected behavior as described through signals. In most cases, these signals are the Tx\_Framing outputs since it's the block that determines which data is to be seen on all lanes in the end..

### 1. Tx Test Plan

<b>Test case</b>	<b>Test scenario</b>	<b>Expected (Gen 1,2)</b>	<b>Expected (Gen 3 or higher)</b>
<b>Reset</b>	Reset goes low	Throttle = 0 -O_data = 0 -O_Empty = 1 -O_Full = 0 -O_valid = 0	Throttle = 0 -O_data = 0 -O_Empty = 1 -O_Full = 0 -O_valid = 0
<b>1- L0 = 0 During Training i.e: polling_active</b>	Link_Up = 0, while sending OS packets during link training at the beginning.	MAC will continue to send OS packets using the GEN 1 path. i.e: Sending TS1s unframed and unscrambled. o_OS = o_Framed_data = Sc_Data_Out	-

		<code>o_D_K = 32'hFFFF_FFFF</code>	
<b>1-L0 = 0 to L0 = 1 2-After finishing initial link training or finishing the recovery process sequence and No data is coming from data link layer.</b>	-Os_enable = 0 -O_Empty = 1 -Link_up = 1	Keep sending Logical Idles. <code>o_D_K = 32'h0</code>	Keep sending Logical Idles.
<b>1-L0 = 1 (Link_UP) 2-one ready packet in Tx buffer 2-a small-sized TLP(size is less than 28 bytes(i.e 16 bytes from Transaction Layer) 3-testing the ability of inserting pads when there is no more data. 4-Beginning of a block</b>	SERDES = 0 (PIPE Architecture)  Symbol_Count = 0  TX_Buffer Outputs -O_sop = 1 -O_Last_Byte= 21 -O_End_valid = 1 -O_type= 1 -O_Length = 4  LTSSM Output -Os_enable = 0	-	-TLP is framed with Start token and pads -no end character  -STP (32'b0110_1111_x000_0000_xxxx_xxxx_xxxx_xxxx) +TLP (20 bytes) +8 Idles(64'h0) on all other lanes.  -Data will be scrambled.  -Tx_Sync_Header = 2'b01  -TX_Start_Block = 1'b1  -valid_data = 1'b1

<p><b>1-L0 = 1 (Link_UP)</b></p> <p><b>2-one ready packet in Tx buffer</b></p> <p><b>2-a small-sized TLP(size is less than 28 bytes(i.e 16 bytes from Transaction Layer)</b></p> <p><b>3-testing the ability of inserting pads when there is no more data.</b></p> <p><b>4-Adding the sync header at the beginning of a block</b></p>	<p>SERDES = 1 (SERDES Architecture)</p> <p>Symbol_Count = 0</p> <p>TX_Buffer Outputs</p> <ul style="list-style-type: none"> <li>-O_sop = 1</li> <li>-O_Last_Byte= 21</li> <li>-O_End_valid = 1</li> <li>-O_type= 1</li> <li>-O_Length = 4</li> </ul> <p>LTSSM outputs</p> <ul style="list-style-type: none"> <li>-Os_enable = 0</li> </ul>	-	<ul style="list-style-type: none"> <li>-TLP is framed with Start token and pads</li> <li>-no end character</li> <li>-STP (32'b0110_1111_x000_0000_xxxx_xxxx_xxxx_xxxx)</li> <li>+TLP (20 bytes)</li> <li>+8 Idles(64'h0) on all other lanes.</li> <li>-Data will be scrambled.</li> <li>-Sync header (2'b01) will be added.</li> <li>-valid_data = 1'b1</li> </ul>
<p><b>1-L0 = 1</b></p> <p><b>2-sendig a large sized TLP(greater than 30 bytes ,i.e 56 bytes)</b></p> <p><b>3-testing sending a new packet without ending it in the same cycle.</b></p> <p><b>4-Mid Block</b></p>	<p>SERDES = 0 (PIPE Architecture)</p> <p>-Os_enable = 0</p> <p>TX_Buffer Outputs</p> <p>1st cycle:</p> <ul style="list-style-type: none"> <li>-O_sop = 1</li> <li>-O_Last_Byte= 31</li> <li>-O_End_valid = 0</li> <li>-O_type = 1</li> <li>-O_Length = 14</li> </ul> <p>TX_Buffer Outputs</p> <p>2nd cycle:</p>	-	<ul style="list-style-type: none"> <li>-TLP is sent over 2 cycles remaining bytes(4) are buffered</li> <li>1st cycle: -STP (32'b0000_1111_x000_0001_xxxx_xxxx_xxxx_xxxx) +TLP(28).</li> <li>2nd cycle: -TLP (4+28 bytes).</li> <li>-Data will be scrambled.</li> <li>-Tx_Sync_Header = 2'b01</li> <li>-TX_Start_Block = 1'b0</li> <li>-valid_data = 1'b1</li> </ul>

	<p>-O_sop = 0      -O_Last_Byte= 29      -O_End_valid = 1      -O_type = 1      -O_Length = 14</p>		
<p><b>1-L0 = 1</b>  <b>2-sendig a large sized TLP(greater than 30 bytes ,i.e 56 bytes)</b>  <b>3-testing sending a new packet without ending it in the same cycle.</b>  <b>4-Mid Block</b></p>	<p>SERDES = 1      (SERDES Architecture)</p> <p>-Os_enable = 0</p> <p>TX_Buffer Outputs</p> <p>1st cycle:</p> <p>-O_sop = 1      -O_Last_Byte= 31      -O_End_valid = 0      -O_type = 1      -O_Length = 14</p> <p>TX_Buffer Outputs</p> <p>2nd cycle:</p> <p>-O_sop = 0      -O_Last_Byte= 29      -O_End_valid = 1      -O_type = 1      -O_Length = 14</p>	-	<p>-TLP is sent over 2 cycles remaining bytes(4) are buffered</p> <p>1st cycle:      -STP      (32'b0000_1111_x000_0001_xxxx_xxxx_xxxx_xxxx)      +TLP(28).</p> <p>2nd cycle:      -TLP (4+28 bytes).</p> <p>-Data will be scrambled.</p> <p>-Output of sync logic will be a mixture of the new data and old registered one.</p> <p>-valid_data = 1'b1</p>
<p><b>-L0 = 1</b>  <b>2- a ready TLP OR DLLP to be started and an OS should be sent</b>  <b>3-normal operation &amp;&amp;</b></p>	<p>-Os_enable = 1      -O_Empty = 0      -O_sop = 1</p>	-	<p>Packet could be sent if it is not already the end of the current data block, and the packet could be fitted in the currently running block, otherwise idles will be sent till the end of the block</p>

<b>no leftover bytes buffered in framing logic</b> <b>4-testing priority of OSs</b>			Then EDS token ends the current data stream  After that the OS could be sent
<b>-L0 = 1</b> <b>2-aTLP OR DLLP is already in progress and an OS should be sent</b> <b>3-testing priority of OSs</b>	-Os_enable = 1 -O_Empty = 0 -O_sop = 0	-	Packet will be continued till its end, if it ended mid-block, and there is another packet that could be fitted in the remaining of the block, it will be sent, otherwise idles will be added until symbol 15 is reached  Then EDS token ends the current data stream  After that the OS could be sent
<b>1-L0 = 1</b> <b>2-No data is coming from data link layer and no OS is scheduled</b>	-Os_enable = 0 -O_Empty = 1		Logical idle should be sent on all lanes
<b>1-L0 = 1</b> <b>2-testing back pressure due to 128b/130b encoding</b>	SERDES =1 (SERDES Architecture)  -Os_enable = x -O_Empty = x -back_pressure = 1	-----	-Mac will send the accumulated data stored in sync buffer logic and all the logic behind will be in the same state for another one cycle  -R_Enable = 0  -valid_data = 1'b1
<b>1-L0 = 1</b> <b>2-testing back pressure due</b>	SERDES =0 (PIPE Architecture)		-The encoding Process is handled in the PIPE, not by the MAC layer.

<b>to 128b/130b encoding</b>	-Os_enable = x -O_Empty = x -back_pressure = 1	-----	-R_Enable = 0 -valid_data = 1'b0
------------------------------	--	-------	-------------------------------------

## **2. RX test plan**

<b>Test case</b>	<b>Test scenario</b>	<b>Expected GEN1,2</b>	<b>Expected Higher Gen's</b>
<b>Reset</b>	Reset at any time	Empty_Rx = 1 All output symbols = 0	Empty_Rx = 1 All output symbols = 0
<b>Handling all different ordered sets</b>	Any received ordered sets such as : TS1'S, TS2'S, SKP	All received ordered set will be forwarded to LTSSM	All received ordered set will be forwarded to LTSSM
<b>L0 = 1 Handling TLP Beginning of block</b>	SERDES = 0 (PIPE Architecture)  Handling TLP is received as (STP + TLP + pads) after reset with size is less than 30 bytes (i.e 24 bytes)  -RX_Sync_Header = 2'b01  -RX_Start_Block = 1'b1  -RX_Data_Valid = 1'b1	-	- Data will be De-scrambled.  -The received TLP Should be forwarded over 1 cycle with: O_sop = 1; O_Last_Byte= 21; O_End_valid = 1 O_Length = 4 Physical_recovery = 0; O_Empty = 0;  And idle lanes and framing will be filtered out
<b>L0 = 1 Handling TLP</b>	SERDES = 1 (SERDES Architecture)	-	-Block Alignment will remove the sync header

<b>Beginning of block</b>	Handling TLP is received as (STP + TLP + END + pads) after reset with size is less than 30 bytes (i.e 16 bytes Transaction Layer packet size)		<ul style="list-style-type: none"> <li>- Data will be De-scrambled.</li> <li>-The received TLP Should be forwarded over 1 cycle with: O_sop = 1; O_Last_Byte= 21; O_End_valid = 1 O_Length = 4 Physical_recovery = 0; O_Empty = 0;</li> <li>And idle lanes and framing will be filtered out</li> </ul>
<b>L0 = 1 Handling TLP Mid_Block</b>	<p>SERDES = 0 (PIPE Architecture)</p> <p>Handling TLP is received as (STP + TLP) (32 bytes)</p> <p>-RX_Sync_Header = 2'b01</p> <p>-RX_Start_Block = 1'b0</p> <p>-RX_Data_Valid = 1'b1</p>	-	<ul style="list-style-type: none"> <li>- Data will be De-scrambled.</li> <li>-The received TLP packet should be forwarded over 1 cycle to DLL with: O_sop = 1 O_Last_Byte= 29 O_End_valid = 1 O_Length = O_Empty = 0 O_Rx_Buff_valid_2 =0</li> <li>-Framing will be filtered out</li> </ul>
<b>L0 = 1 Handling TLP</b>	<p>Handling TLP after reset with size is greater than 30 bytes (i.e 64 bytes)</p> <p>TLP are received as :</p> <p>1<sup>st</sup> cycle : STP+ TLP</p> <p>2<sup>nd</sup> cycle : TLP</p>	-	<ul style="list-style-type: none"> <li>- Data will be De-scrambled.</li> <li>-The received TLP packet should be forwarded over 2 cycles to DLL with:</li> </ul> <p>For 1<sup>st</sup> cycle O_Rx_Buff_W_EN = 0</p> <p>For 2<sup>nd</sup> cycle</p>

	<p>-RX_Sync_Header = 2'b01</p> <p>-RX_Start_Block = 1'b0</p> <p>-RX_Data_Valid = 1'b1</p>		<p>O_Rx_Buff_W_EN = 1 O_Rx_Buff_valid_2 =1 O_Empty = 0</p> <p>O_sop_1 = 1 O_Last_Byte_1= 31 O_End_valid_1 = 0 O_Length_1 = 14</p> <p>O_sop_2 = 0; O_Last_Byte_2= 29; O_End_valid_2 = 1; O_Length_2 = 14</p>
<b>L0 = 1</b> <b>Handling logical idle</b>	Any received logical idle characters on all lanes	-	All logical idle will be ignored or filtered by packet filtering
<b>Frame error</b>	SERDES = x (SERDES or PIPE Architecture)  existence of Start on unexpected lane number, reception of SOS without EDS before it	-	Physical_recovery = 1
<b>Block Alignment error</b>	SERDES = 1 (SERDES Architecture)  Unexpected Sync header (i.e: 2'b00)	-	Physical_recovery = 1
<b>Lane_to_lane Deskew error</b>	SERDES = 1 (SERDES Architecture)  one of the lanes is delayed more than 6 cycles than any other lane		Physical_recovery = 1
<b>SKP Removal</b>	SERDES = 1 (SERDES Architecture)		-SKP_remv_rqst = 1 -cnt_en =1 (to increment deleted count)

	Difference between rptr and wptr of elastic buffer is greater than a threshold, and the current symbol is SKP. -ptr_diff > THRESHOLD -isSKP =1	-	-write_en = 0
<b>L0 = 1 Handling reception of SOS</b>	SERDES = x (SERDES or PIPE Architecture)		-Descrambler state will not advance.  -Packet Filter will stop processing till end of SOS.
<b>Block Alignment</b>	SERDES =1 (SERDES Architecture)  EIEOS is sent, -rx_data = 8'h0  and the EIEOS is monitored correctly		-Transition to monitor_EIEOS  -then Transition to aligned phase state for sync_removal  -then Transition to waiting for SDS
<b>Block Alignment</b>	SERDES =1 (SERDES Architecture)  SDS is sent -rx_data = 8'hE1  then -rx_data = 8'h87 for 14 more symbols		-Transition to locked_phase sync for sync_header_removal  -then Transition to locked_phase_data

### 3. LTSSM test plan

<b>Test case</b>	<b>Test scenario</b>	<b>Expected</b>
<b>Reset -&gt; Detect</b>	<ul style="list-style-type: none"> <li>Wait for Clock stabilization.</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Detect.</li> <li>Time out of Detect is fired. start = 'b1 time_value1 = 12 ms</li> </ul>
<b>Detect_quiet -&gt; Detect_active</b>	<ul style="list-style-type: none"> <li>Any lane of Receiver lanes exit electrical idle. <math>I_{Rx\_Idle} \neq \{d32\{8'd1\}\}</math></li> <li>OR</li> <li>Time out.</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Detect_active</li> <li>All internal variables are cleared.(i.e Link_Up , Directed_speed_change).</li> </ul>
<b>Detect_active -&gt; Pre_Polling</b>	<ul style="list-style-type: none"> <li>All Lanes have detected a receiver. <math>I_{Rcv\_detected} = \{d32\{8'd1\}\}</math></li> </ul>	<ul style="list-style-type: none"> <li><math>O_{st\_detect} = \{d32\{8'd1\}\}</math></li> <li>Transition to Pre-Polling.</li> </ul>
<b>Detect_active -&gt; Detect again</b>	<ul style="list-style-type: none"> <li>Not all lane has detected a receiver. <math>I_{Rcv\_detected} \neq \{d32\{8'd0\}\}</math></li> </ul>	<ul style="list-style-type: none"> <li>Transition to Detect again.</li> </ul>
<b>Detect_again: Restart receiver detection only after 12 ms time out.</b>	<ul style="list-style-type: none"> <li>After 12ms are timed out</li> </ul>	<ul style="list-style-type: none"> <li><math>O_{st\_detect} = \{d32\{8'd1\}\}</math></li> </ul>
<b>Detect_again -&gt; Pre_Polling</b>	<ul style="list-style-type: none"> <li>All previously detected Lanes have detected a receiver again</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Pre_Polling</li> </ul>
<b>Pre_Polling -&gt; Polling_Active</b>	<ul style="list-style-type: none"> <li>Wait for TX Exit from Electrical Idle. (i_phy_status = 1).</li> <li>And operate at normal mode</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Polling_Active</li> <li><math>controller\_rst = 1'b1</math></li> <li><math>reset\_ack = 1'b1</math></li> </ul>
<b>Polling_Active -&gt; Polling_Config</b>	<ul style="list-style-type: none"> <li>All detected lanes receive 8 consecutive TS1s.</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Polling_Config</li> <li><math>os\_enable = 1</math></li> <li><math>controller\_rst = 1'b1</math></li> </ul>

	<ul style="list-style-type: none"> <li>• All detected lanes Transmitted 1024 TS1s.</li> <li>• Exit_state != 0. , ack = 1</li> </ul>	reset_ack = 1'b1
<b>Polling_Config -&gt; Config_Linkwidth_Start</b>	<ul style="list-style-type: none"> <li>• any detected lane and lane 0 should be included receive 8 consecutive TS2s</li> <li>• Any detected lane Transmitted 16 TS2 after receiving 1.</li> <li>• Exit_state != 0. , ack = 1</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to Config_Linkwidth_Start</li> <li>• os_enable = 1 controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>Config_Linkwidth_Start -&gt; Config_Linkwidth_Accept</b>	<ul style="list-style-type: none"> <li>• Any detected lane receive 2 consecutive TS1s with non-PAD link number and PAD lane numbers with de-asserted loopback and disable bits.</li> <li>• Exit_state != 0.</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to Config_Linkwidth_Accept</li> <li>• os_enable = 1 controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>Config_Linkwidth_Accept -&gt; Config_lanenum_Wait</b>	<ul style="list-style-type: none"> <li>• All lanes that transmitted TS1s with non-PAD link number receive 2 TS1s with non-PAD link and lane numbers.</li> <li>• Exit_state = non_PAD_Link_Lanes.</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to Config_Lanenum_wait.</li> <li>• os_enable = 1 controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>Config_Lanenum_Wait -&gt; Config_Lanenum_Accept</b>	<ul style="list-style-type: none"> <li>• All lanes that transmitted TS1s with non-PAD link and lane numbers receive 2 TS2s with non-PAD link and lane numbers.</li> </ul> <p style="text-align: center;">OR</p> <ul style="list-style-type: none"> <li>• All lanes that transmitted TS1s with non-PAD link and lane numbers receive 2 TS1s with different non-PAD link lane numbers from that transmitted.</li> <li>• Exit_state = non_PAD_Link_Lanes.</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to Config_Lanenum_Accept</li> <li>• os_enable = 1 controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>

<b>Config_Lanenum_Accept -&gt; Config_Lanenum_Wait</b>	<ul style="list-style-type: none"> <li>All lanes that transmitted TS1s with non-PAD link and lane numbers receive 2 TS1s with non-PAD link and lane numbers.</li> <li>Exit_state = non_PAD_Link_Lanes.</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Config_Lanenum_Wait</li> <li>controller_rst = 1'b1 os_enable = 1 reset_ack = 1'b1</li> </ul>
<b>Config_Lanenum_Accept -&gt; Config_Complete</b>	<ul style="list-style-type: none"> <li>All lanes that transmitted TS1s with non-PAD link and lane numbers receive 2 TS1s with non-PAD link and lane numbers.</li> <li>Exit_state = non_PAD_Link_Lanes.</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Config_Complete.</li> <li>os_enable = 1 controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>Config_Complete-&gt;Config_idle_2</b>	<ul style="list-style-type: none"> <li>All lanes that transmitted TS1s with non-PAD link and lane numbers receive 8 TS2s with non-PAD link and lane numbers.</li> <li>Transmit 16 TS2s after transmit 1.</li> <li>Exit_state = non_PAD_Link_Lanes. ,,, ack = 1.</li> <li>o_Config_lanes = 0</li> <li>GEN = LOW_GEN</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Config_idle_2</li> <li>os_enable = 1 Other lanes than lane 0 are powered down. controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>Config_Complete-&gt;Config_idle</b>	<ul style="list-style-type: none"> <li>All lanes that transmitted TS1s with non-PAD link and lane numbers receive 8 TS2s with non-PAD link and lane numbers.</li> <li>Transmit 16 TS2s after transmit 1.</li> <li>Exit_state = non_PAD_Link_Lanes. ,,, ack = 1.</li> <li>o_Config_lanes = 0</li> <li>GEN = HIGH_GEN</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Config_idle</li> <li>os_enable = 1 Power = p1 (for lanes other than 0) controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>Config_idle -&gt; Config_idle_2</b>	<ul style="list-style-type: none"> <li>Transmitter must send an SDS</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Config_idle_2</li> <li>os_enable = 1</li> </ul>

		controller_rst = 1'b1 reset_ack = 1'b1
<b>Config_idle_2 -&gt; L0</b>	<ul style="list-style-type: none"> <li>• All Configured lanes receive 8 idles.</li> <li>• Transmit 16 idles after receiving one idle.</li> <li>• Exit_state = configured lanes</li> <li>• GEN = LOW_GEN OR</li> <li>• GEN = HIGH_GEN, and this state was not entered from config_complete due to timeout.</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to L0</li> <li>• os_enable = 0</li> <li>• controller_rst = 1'b1</li> <li>• reset_ack = 1'b1</li> </ul>
<b>L0 -&gt; recovery_rcvlock</b>	<ul style="list-style-type: none"> <li>• Reached L0 with Low GEN and higher data rates are supported</li> <li>• An order set is received in L0 (indicating that the other device has initiated the recovery process) (speed change)</li> <li>• Type_IDL_TS = 1</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to recovery_rcvlock</li> <li>• os_enable = 0</li> <li>• controller_rst = 1'b1</li> <li>• reset_ack = 1'b1</li> </ul>
<b>L0 -&gt; pre_recovery</b>	<ul style="list-style-type: none"> <li>• Reached L0 with Low GEN and higher data rates are supported</li> <li>• Idles are received, the device is considered the initiator of the speed change process.</li> <li>• Type_IDL_TS = 0</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to pre_recovery</li> <li>• os_enable = 0</li> <li>• directed_speed_change= 1</li> <li>• controller_rst = 1'b1</li> <li>• reset_ack = 1'b1</li> </ul>
<b>pre_recovery-&gt; recovery_rcvlock</b>	<ul style="list-style-type: none"> <li>• GEN = LOW GEN</li> <li>• Trasmit TS1s with speed bit asserted.</li> <li>• Wait for COM reception, indicating that the other device has entered recovery as well.</li> <li>• Type_IDL_TS = 1</li> </ul> <p>OR</p>	<ul style="list-style-type: none"> <li>• Transition to recovery_rcvlock</li> <li>• os_enable = 1</li> <li>• controller_rst = 1'b1</li> <li>• reset_ack = 1'b1</li> </ul>

	<ul style="list-style-type: none"> <li>• GEN = HIGH GEN</li> <li>• Trasmit TS1s with speed bit asserted.</li> <li>• Wait for COM reception, indicating that the other device has entered recovery as well.</li> </ul>	
<b>recovery_rcvrlock -&gt; recovery_rcvrconfig</b>	<ul style="list-style-type: none"> <li>• Transmit TS1s with speed bit equals to directed_speed_change variable</li> <li>• All configured lanes receive 8 TS1s speed bit equals to the directed_speed_change variable recovr_speedequ_config = 0</li> </ul> <p>OR</p> <ul style="list-style-type: none"> <li>• Timeout and All configured lanes receive 8 TS1s speed bit equals 1 recovr_rcvrconfig = non_pad_link_lanes</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to recovery_rcvrconfig</li> <li>• os_enable = 1 controller_RST = 1'b1 reset_ack = 1'b1</li> </ul>
<b>recovery_rcvrconfig-&gt; recovery_idle_skp</b>	<ul style="list-style-type: none"> <li>• Transmit TS2s with speed bit equals to directed_speed_change variable</li> <li>• Any configured Lane receives 8 TS2s with speed bit de-asserted.</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to recovery_idle_skp</li> <li>• controller_RST = 1'b1 reset_ack = 1'b1 directed_speed_change = 0 changed_speed_recovery = 0 successful_speed_negotiation = 1</li> </ul>
<b>recovery_rcvrconfig-&gt; recovery_speed_EIOS</b>	<ul style="list-style-type: none"> <li>• Transmit TS2s with speed bit equals to directed_speed_change variable</li> <li>• Any configured Lane receives 8 TS2s with speed bit asserted.</li> </ul>	<ul style="list-style-type: none"> <li>• Transition to recovery_speed_EIOS</li> <li>• controller_RST = 1'b1 reset_ack = 1'b1 successful_speed_negotiation = 1</li> </ul>

<b>recovery_rcvrconf</b> <b>ig-&gt;</b> <b>config_Linkwidth_start</b>	<ul style="list-style-type: none"> <li>Transmit TS2s with speed bit equals to directed_speed_change variable</li> <li>Any configured Lane receives 8 TS1s with different link and lane numbers than those registered since leaving configuration</li> </ul>	<ul style="list-style-type: none"> <li>Transition to Config_Linkwidth_start</li> <li>controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>recovery_speed_EIOS-&gt;</b> <b>recovery_speed_T_X_IDLE</b>	<ul style="list-style-type: none"> <li>Transmit one EIOS</li> <li>ack = 1</li> </ul>	<ul style="list-style-type: none"> <li>Transition to recovery_speed_TX_IDLE</li> <li>os_enable = 1 controller_rst = 1'b1 reset_ack = 1'b1</li> </ul>
<b>recovery_speed_T_X_IDLE -&gt;</b> <b>recovery_speed_RX_IDLE</b>	<ul style="list-style-type: none"> <li>Bring the transmitter power down (power = p1)</li> <li>Wait for the power down process completion (I_Phystatus = 1)</li> <li>The receiver is not idle yet I_RX_Idle != {'d32{1'b1}}</li> </ul>	<ul style="list-style-type: none"> <li>Transition to recovery_speed_RX_IDLE</li> </ul>
<b>recovery_speed_T_X_IDLE -&gt;</b> <b>recovery_speed_rate_change</b>	<ul style="list-style-type: none"> <li>Bring the transmitter power down (power = p1)</li> <li>Wait for the power down process completion (I_Phystatus = 1)</li> <li>The receiver lanes have entered electrical idle</li> <li>I_RX_Idle = {'d32{1'b1}}</li> </ul>	<ul style="list-style-type: none"> <li>Transition to recovery_speed_rate_change</li> <li>start_speed_neg = 1 (indicating the 800 ns timer)</li> </ul>
<b>recovery_speed_RX_IDLE -&gt;</b> <b>recovery_speed_rate_change</b>	<ul style="list-style-type: none"> <li>The receiver lanes have entered electrical idle</li> <li>I_RX_Idle = {'d32{1'b1}}</li> </ul>	<ul style="list-style-type: none"> <li>Transition to recovery_speed_rate_change</li> <li>start_speed_neg = 1 (indicating the 800 ns timer)</li> </ul>
<b>recovery_speed_rate_change -&gt;</b> <b>recovery_speed_power_up</b>	<ul style="list-style-type: none"> <li>Change the rate (o_rate = 3'b100) (32GT/s)</li> <li>Wait for the assertion of I_Phystatus</li> <li>800 ns have already passed since entering</li> </ul>	<ul style="list-style-type: none"> <li>Transition to recovery_speed_power_up</li> </ul>

	recovery_speed_rate_change	
<b>recovery_speed_rate_change -&gt; recovery_speed_wait_neg</b>	<ul style="list-style-type: none"> <li>Change the rate (<code>o_rate = 3'b100</code>) (32GT/s)</li> <li>Wait for the assertion of <code>I_Phystatus</code> The 800 ns specified by the standard did not pass yet</li> </ul>	<ul style="list-style-type: none"> <li>Transition to <code>recovery_speed_wait_neg</code></li> </ul>
<b>recovery_speed_wait_neg -&gt; recovery_speed_power_up</b>	<ul style="list-style-type: none"> <li>Wait for the 800 ns specified by the standard</li> <li><code>Timeout3 = 1</code></li> </ul>	<ul style="list-style-type: none"> <li>Transition to <code>recovery_speed_power_up</code></li> </ul>
<b>recovery_speed_power_up -&gt; recovery_speed_EIEOS</b>	<ul style="list-style-type: none"> <li>Bring the power back up (<code>power = p0</code>)</li> <li>Wait for the process completion (<code>I_Phystatus = 1</code>)</li> </ul>	<ul style="list-style-type: none"> <li>Transition to <code>recovery_speed_EIEOS</code></li> </ul>
<b>recovery_speed_EIEOS -&gt; recovery_speed_recovery_rcvrlock</b>	<ul style="list-style-type: none"> <li>Transmit 16 EIEOS</li> <li><code>ack = 1</code></li> <li><code>os_creator_done = 1</code></li> </ul>	<ul style="list-style-type: none"> <li>Transition to <code>recovery_speed_recovery_rcvrlock</code></li> </ul>
<b>Recovery_idle_skp -&gt; Recovery_idle_sds</b>	<ul style="list-style-type: none"> <li>Transmit 1 Ctrl SKP</li> <li><code>Os_creator_done = 1</code></li> </ul>	<ul style="list-style-type: none"> <li>Transition to <code>Recovery_idle_sds</code></li> <li><code>os_enable = 1</code></li> <li><code>controller_RST = 1</code></li> <li><code>reset_ack = 1</code></li> </ul>
<b>Recovery_idle_idl -&gt; L0</b>	<ul style="list-style-type: none"> <li>Receive 8 idles</li> <li><code>Exit_state != 0</code></li> <li>Transmit 16 idles</li> <li><code>ack_idle = 1</code></li> </ul>	<ul style="list-style-type: none"> <li>Transition to <code>L0</code></li> <li><code>os_enable = 0</code></li> <li><code>PF_EN = 1</code>,</li> <li><code>Controller_RST = 1</code>,</li> <li><code>Link_up = 1</code>,</li> <li><code>o_Retrain_succ = 1</code></li> <li>•</li> </ul>
<b>Recovery_idle_sds -&gt; Recovery_idle_idl</b>	<ul style="list-style-type: none"> <li>Transmit 1 sds</li> <li><code>Os_creator_done = 1</code></li> </ul>	<ul style="list-style-type: none"> <li>Transition to <code>Recovery_idle_idl</code></li> <li><code>os_enable = 0</code>,</li> <li><code>controller_RST = 1</code></li> <li><code>reset_ack = 1</code></li> <li>•</li> </ul>
<b>L0 -&gt; Pre_Recovery</b>	<ul style="list-style-type: none"> <li><code>Rx_error = 1</code>,</li> </ul>	<ul style="list-style-type: none"> <li><code>physical_recovery = 1</code>.</li> <li>Transition to <code>Pre_Recovery</code>.</li> </ul>

<b>(receiver_error)</b>		
<b>L0 -&gt; Pre_Recovery (Data link Layer wants to retrain the link)</b>	<ul style="list-style-type: none"> <li>• Retrain = 1,</li> </ul>	<ul style="list-style-type: none"> <li>• physical_recovery = 1.</li> <li>• Transition to Pre_Recovery.</li> </ul>