

Tutorial 6

Name: Nour-Aldin Ibrahim Elbadawy

ID: 2018-13394

Q1

```
-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors. Please refer to the
-- applicable agreement for further details.

-- PROGRAM                "Quartus II"
-- VERSION                "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web
Edition"
-- CREATED                "Wed Apr 26 15:34:12 2023"

LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY work;

ENTITY aftermid IS
    PORT
    (
        A : IN  STD_LOGIC;
        B : IN  STD_LOGIC;
        C : IN  STD_LOGIC;
        D : IN  STD_LOGIC;
        F : OUT STD_LOGIC
    );
```

```
END aftermid;
```

```
ARCHITECTURE bdf_type OF aftermid IS
```

```
SIGNAL SYNTHESIZED_WIRE_0 : STD_LOGIC;
```

```
SIGNAL SYNTHESIZED_WIRE_1 : STD_LOGIC;
```



```
BEGIN
```

```
SYNTHESIZED_WIRE_1 <= A AND B;
```


```
SYNTHESIZED_WIRE_0 <= C AND D;
```

```
F <= SYNTHESIZED_WIRE_0 OR SYNTHESIZED_WIRE_1;
```

```
END bdf_type;
```



Q2



```
-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors. Please refer to the
-- applicable agreement for further details.
```

```
-- PROGRAM          "Quartus II"
-- VERSION           "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web
Edition"
-- CREATED           "Wed Apr 26 15:49:53 2023"
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
LIBRARY work;
```

```
ENTITY aftermid1 IS
    PORT
```

```

(
    A : IN STD_LOGIC;
    B : IN STD_LOGIC;
    C : IN STD_LOGIC;
    D : IN STD_LOGIC;
    F : OUT STD_LOGIC

);
END aftermid1;

ARCHITECTURE bdf_type OF aftermid1 IS

    SIGNAL SYNTHESIZED_WIRE_0 : STD_LOGIC;
    SIGNAL SYNTHESIZED_WIRE_1 : STD_LOGIC;

BEGIN


    SYNTHESIZED_WIRE_0 <= A XOR B;

    SYNTHESIZED_WIRE_1 <= C XOR D;

    F <= SYNTHESIZED_WIRE_0 AND SYNTHESIZED_WIRE_1;

END bdf_type;

```



Q3

```
-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors. Please refer to the
-- applicable agreement for further details.

-- PROGRAM          "Quartus II"
-- VERSION          "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web
Edition"
-- CREATED          "Wed Apr 26 16:11:36 2023"

LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY work;

ENTITY aftermid11 IS
    PORT
    (
        a : IN  STD_LOGIC;
        b : IN  STD_LOGIC;
        c : IN  STD_LOGIC;
        d : IN  STD_LOGIC;
        e : IN  STD_LOGIC;
        f : IN  STD_LOGIC;
        x : OUT  STD_LOGIC;
        y : OUT  STD_LOGIC
    );
END aftermid11;

ARCHITECTURE bdf_type OF aftermid11 IS
```

```

SIGNAL SYNTHESIZED_WIRE_0 : STD_LOGIC;
SIGNAL SYNTHESIZED_WIRE_4 : STD_LOGIC;
SIGNAL SYNTHESIZED_WIRE_3 : STD_LOGIC;

```

```

BEGIN

```

```

SYNTHESIZED_WIRE_0 <= a AND b;

```

```

SYNTHESIZED_WIRE_3 <= e AND f;

```

```

SYNTHESIZED_WIRE_4 <= d OR c;

```

```

x <= SYNTHESIZED_WIRE_0 XOR SYNTHESIZED_WIRE_4;

```

```

y <= NOT(SYNTHESIZED_WIRE_4 XOR SYNTHESIZED_WIRE_3);

```

```

END bdf_type;

```

