
Tutorial 4

sheet 3

Q1



```
library ieee;
use ieee.std_logic_1164.all;
entity tu4 is
port(
          a, b, s1, s2: in std_logic;
          f: out std_logic
          );
end tu4;
```

```
architecture behave of tu4 is
signal sig1, sig2, sig3, sig4: std_logic;
begin
        sig1 <= not( a and b );</pre>
        sig2 <= not( not a and b );</pre>
        process (s1)
                begin
                        case s1 is
                                 when '0' =>
                                         sig3 <= sig1;
                                 when '1' =>
                                          sig3 <= sig2;
                end case;
        end process;
        sig4 <= sig3 or a;
        f <= sig4 when(s2='1') else 'Z';</pre>
end behave;
```

