

Tutorial 9

Name: Nour-alдин Ibrahim Ahmed Elbadawy

ID: 2018-13394

Ring Counter



```
library ieee;
use ieee.std_logic_1164.all;

entity ring is
port(
    clk: in std_logic;
    rst: in std_logic;
    q: out STD_LOGIC_VECTOR(3 DOWNTO 0) );

end entity;

architecture behave of ring is
signal q_tmp:std_logic_vector(3 downto 0) := "0000";

begin
    process(clk,rst)
    begin
        if rst = '1' then
            q_tmp <= "0001";
        elsif rising_edge(clk) then
            q_tmp(1)<= q_tmp(0);
            q_tmp(2)<= q_tmp(1);
            q_tmp(3)<= q_tmp(2);
            q_tmp(0)<= q_tmp(3);
        end if;
    end process;
    q<=q_tmp;
end behave;
```



johnson



```
library ieee;
use ieee.std_logic_1164.all;

entity johnson is
port(
    clk: in std_logic;
    rst: in std_logic;
    q: out STD_LOGIC_VECTOR(3 DOWNTO 0) );

end entity;

architecture behave of johnson is
signal q_tmp:std_logic_vector(3 downto 0) := "0000";

begin
    process(clk,rst)
    begin
        if rst = '1' then
            q_tmp <= "0000";
        elsif rising_edge(clk) then
            q_tmp(1)<= q_tmp(0);
            q_tmp(2)<= q_tmp(1);
            q_tmp(3)<= q_tmp(2);
            q_tmp(0)<= not q_tmp(3);
        end if;
    end process;
    q<=q_tmp;
end behave;
```



clock divider

```
library ieee;
use ieee.std_logic_1164.all;

use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity clock is
port(
    clk: in std_logic;
    clk_out: out STD_logic );

end entity;

architecture behave of clock is
signal q_tmp:std_logic_vector(3 downto 0) := "0000";

begin
    process(clk)
        variable c_out: integer range 0 to 4;
    begin
        if rising_edge(clk) then
            if(c_out=4)then
                c_out:=0;
                clk_out<='1';

            else

                c_out:= c_out+1;
                clk_out<= '0';

            end if;

        end if;
    end process;
end behave;
```

