

Tutorial 7

Name: Nour-aldin Ibrahim Ahmed Elbadawy

ID: 2018-13394

Q4)

```
library ieee;
use ieee.std_logic_1164.all;


entity D_latch is
    port(
        D,clk :in std_logic;
        Q: out std_logic
    );
end entity;

architecture behave of D_latch is



begin

    Process(clk, D)
    begin
        if (CLK = '1') then
            Q <= D ;
        end if;
    end Process;

end behave;
```



Q5)



Q6)

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity mycounter is

    generic( n: natural:=4);

    port
    (
        clk, count, reset: in std_logic;
        q : out std_logic_vector(n-1 downto 0 ) );

end mycounter;

architecture behave of mycounter is
    signal q_temp : std_logic_vector( n-1 downto 0);
begin


    process(clk,count,reset)
    begin
        if(reset='1') then
            q_temp <= (others => '0');

        elsif (rising_edge(clk)) then
            if (count='1') then
                q_temp <= q_temp + 1;
            end if;
        end if;

    end process;


    q <= q_temp;

end behave;
```



Simulation Waveforms

Simulation mode: Functional



Q7)

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity mycounter is

    generic( n: natural:=4);

    port
    (
        clk, count, reset: in std_logic;
        q : out std_logic_vector(n-1 downto 0) );

end mycounter;

architecture behave of mycounter is
    signal q_temp : std_logic_vector( n-1 downto 0);
begin

    process(clk,count,reset)
    begin
        if(reset='1') then
            q_temp <= (others => '0');

        elsif (rising_edge(clk)) then
            if (count='1') then
                q_temp <= q_temp + 1;
            else
                q_temp <= q_temp - 1;
            end if;
        end if;

    end process;

    q <= q_temp;

end behave;
```

