Cache Memory 回课

卢加洲

Locality

• If there's no locality, there's no cache

History

```
register file

DRAM

register file

DRAM

register file

DRAM

register file

Cache (i & d)

DRAM

register file

LI cache (i & d)

L2 cache

L3 cache

DRAM

register file

Cache (i & d)

DRAM

register file

Cache (i & d)

L2 cache

L3 cache

DRAM
```

Terminologies


```
hit miss replacement policy (choosing victim)

cold (compulsory) miss capacity miss conflict miss
```


Cache 是透明的

- 由电路完成,指令不变
- 一边来说没有操作Cache的指令 (例外: OS 进行Cache 清空)

Cache




Directed Mapped Cache(E = 1)




Thrash example t = 1, s = 2, b = 1

0	[<mark>000</mark> 0 ₂],					
1	$[0001_2],$	set i	•	tag	block	\neg
7	$[0111_2],$	2				_
8	$[1000_{2}^{-}],$	3 4				
0	$[0000_{2}]$					

E-way Set Associative Cache



Example t = 2, s = 1, b = 0



Write policy


```
write through
no-write-allocate
write back:

add dirty bit
性性性++
```

Performance Judgement

```
Miss Rate eg: 99% 97%
Hit Time
Miss Penalty
```

Middle Bit Indexing



Writing Cache Friendly Code

- Focus on inner loop
- Temporal locality
- Spatial locality

