


Cache Memory 回课

卢加洲

Locality

- If there's no locality, there's no cache

History



Terminologies

hit miss
对性能提升
的指标

placement
replacement

policy
policy (choosing victim)

cold (compulsory) miss
capacity
conflict

miss
miss : working set
miss


Cache 是透明的

- 由电路完成，指令不变
- 一边来说没有操作Cache的指令（例外：OS 进行Cache 清空）

Cache

$$C = S \cdot E \cdot B$$

$$S = 2^s \text{ set}$$



$$E = 2^e$$

line

以 block 为单位 交互

per set

address

$$t + s + b = m$$

| t bits | s bits | b bits |
|--------|--------|--------|
|--------|--------|--------|

tag

set index

block offset

划分由 cache 决定

Directed Mapped Cache($E = 1$)



address




Thrash example $t = 1$, $s = 2$, $b = 1$

0 [0000₂],
1 [0001₂],
7 [0111₂],
8 [1000₂],
0 [0000₂]


| | v | tag | block |
|-------|---|-----|-------|
| set 1 | | | |
| 2 | | | |
| 3 | | | |
| 4 | | | |

E-way Set Associative Cache



Example $t = 2$, $s = 1$, $b = 0$

0 [0000₂],
1 [0001₂],
7 [0111₂],
8 [1000₂],
0 [0000₂]



Write policy

write through

no-write-allocate

write back :

write-allocate

add dirty bit

性能++

复杂++

Performance Judgement


Miss Rate

eg: 99% 97%

Hit Time

Miss Penalty

Middle Bit Indexing



Writing Cache Friendly Code

- Focus on inner loop
- Temporal locality
- Spatial locality

The Memory Mountain

Core i7 Haswell
2.1 GHz
32 KB L1 d-cache
256 KB L2 cache
8 MB L3 cache
64 B block size

*Aggressive
prefetching*

