acceleration

Coarse-grained Parallelization

Multi-core Accelerated

Fine-grained Parallelization

GPU-Accelerated

SIMD Vectorization

Parallel A*


Coarse-grained Parallelization


Geometry-level Parallelism

Connection-level Parallelism

Multi-core Accelerated


- Shen M, Luo G. "Accelerate FPGA routing with parallel recursive partitioning," ICCAD 2015.
 - Recursive partition using dynamic programming: horizontal and vertical
 - Coarese–garined parallel: Nets in different region can be routed simultaneously
 - Maze Routing
 - MPI
- Shen M, Luo G. "Corolla: GPU–Accelerated FPGA Routing Based on Subgraph Dynamic Expansion," FPGA 2017.
 - Obtain the net bounding box before routing
 - estimate the initial coverage that provides most nets a sufficiently large subgraph to route, and
 - perform boundary detection
 - dynamic expansion to guarantee that the routing subgraph is eventually large enough






(a) Bounding box


(b) Initial coverage






```
vpr/src/route/route common.cpp
     t_bb load_net_route_bb(const Netlist<>& net_list,
1
2
                            ParentNetId net_id,
 3 🕶
                            int bb factor) {
4 -
         /*
          * This routine loads the bounding box used to limit the space
5
          * searched by the maze router when routing a specific net. The se
6
     arch is
          * limited to channels contained with the net bounding box expande
 7
     d
          * by bb factor channels on each side. For example, if bb factor
8
     is
9
          * 0, the maze router must route each net within its bounding box.
          * If bb_factor = max(device_ctx.grid.width()-1, device_cts.grid.h
10
     eight() - 1),
11
          * the maze router will search every channel in
          * the FPGA if necessary. The bounding box returned by this routi
12
     ne
13
          * are different from the ones used by the placer in that they are
          * clipped to lie within (0,0) and (device_ctx.grid.width()-1,devi
14
     ce ctx.grid.height()-1)
15
          * rather than (1,1) and (device ctx.grid.width()-1,device ctx.gri
     d.height()-1).
16
          */
17
18
     }
```


- Shen M, Luo G, Xiao N. "Combining static and dynamic load balance in parallel routing for FPGAs," TCAD 2020.
 - Transaction version of ICCAD15
 - load-balance partitioning
 - Recursive partition based on locations into 3 sets: S+, S-, S0




(a) Subregions and nets



(b) Recursive partitioning



(c) A tree structure for task as-



(d) Parallelize the nets across subregions

Each subregion can be searched in parallel

```
1 * while True: # see "while (routeIteration < config.getMaxIterations())</pre>
             {...}" in routeIndirectConnections()
  2
  3
                       update_count = [0 for _ in len(nodes)]
  4 -
                       while !M.is_empty():
                                  read lock()
  5
                                  (s,t) = get net(thread id, M) # for (net in Nets)
  6
                                  read unlock();
  7
  8
  9 -
                                  if !is_routed(s,t) || is_congested(s,t) || is_critical(s,t): # se
            e shouldRoute(...)
10
                                             ripup(s,t) # see prepareRouteConnection(...)
11 -
                                  else:
12
                                             continue
13
14
                                  min_heap.push((null, s), 0)
                                  routes = ()
15
16
17 -
                                  while min_heap.isEmpty() == False: # see "while ((rnode = queue.po
             ll()) != null) {...}" in routeConnection(...)
                                             (edge = (prev, curr), curr dist) = min heap.pop()
18
                                             if curr in routes: continue
19
20
                                             update present cost(prev)
                                             routes.insert(edge)
21
22
23
                                             update count[curr]++
24
                                             if update_count > 3: continue
25
                                             write_lock();
26 -
                                             for net in curr.nets:
27
                                                       M.push_back(_net)
28
                                            write unlock();
29
                                             if curr is t: break
30 -
31
32 -
                                             for next in fanout(curr): # see "for (RouteNode childRNode:rno
             de.getChildren()) {...}" in exploreAndExpand(...)
33
                                                       if next in routes: continue
34
                                                       next_dist = curr_dist + cost(curr) + (est(next, t) - est(curr) + (est(next, t) - 
             urr, t))
35
                                                       min_heap.push((curr, next), next_dist)
36
37
                       #parallel for
38 -
                       for node in routes: # see updateCostFactors()
39
                                  update_historical_cost(node)
40
```

Fine-grained Parallelization

Amorphous Data-Parallelism

- example: SSSP in LonestarGPU 6.0 (integrated with the Galois library)
- older version uses IrGL compiler for faster BFS and SSSP, but no longer maintained
- note: the same group has also worked on AIG rewriting and SPRoute

GPU-Accelerated

- Shen M, Luo G. "Corolla: GPU-accelerated FPGA routing based on subgraph dynamic expansion," FPGA 2017.
 - subgraph dynamic expansion + GPU-based SSSP (LonestarGPU)
 - SSSP: Bellman-Ford
 - Coarse–graind parallel: Parallel multi–net simultaneously
 - Fine-grained parallel: GPU-based SSSP
- Shen M, Xiao N, Luo G. "Dependency-aware parallel routing for large-scale FPGAs," ICCD 2018.
 - Net dependency-aware region partitioning (load-balance)

SIMD Vectorization

- Khorasani F, Gupta R, Bhuyan L N. "Scalable SIMD-efficient graph processing on GPUs," PACT 2015.
- Jiang P, Agrawal G. "Conflict-free vectorization of associative irregular applications with recent SIMD architectural advances," CGO 2018. (targeted at Xeon Phi)
- Zheng R, Pai S. "Efficient execution of graph algorithms on CPU with SIMD extensions,"
 CGO 2021.
- https://github.com/muneeb706/Bellman–Ford–SSSP
 - Three versions Bellman Ford: serial, pthread, SIMD (intel processor)

Parallel A*

Bidirectional A*:

- Paper: https://homepages.dcc.ufmg.br/~chaimo/public/ENIA11.pdf
- Paper (serial): https://repub.eur.nl/pub/16100/ei2009-10.pdf
- Code: https://github.com/davidleston/Parallel-New-Bidirectional-A-Star

GPU accelerated A*:

- Paper: https://yichaozhou.com/publication/1501massive/paper.pdf
- Code: https://github.com/zhou13/uastar

Collections

• Code: https://github.com/lulufa390/Parallel-A-Star-Algorithm

Survey: https://arxiv.org/pdf/1708.05296.pdf

Parallel Rippel Search: https://graphics.tudelft.nl/~rafa/myPapers/bidarra.MIG2011.pdf