

acceleration

Coarse-grained Parallelization

Multi-core Accelerated

Fine-grained Parallelization

GPU-Accelerated

SIMD Vectorization

Parallel A*


Coarse-grained Parallelization

Geometry-level Parallelism


Connection-level Parallelism

Multi-core Accelerated



- Shen M, Luo G. "Accelerate FPGA routing with parallel recursive partitioning," ICCAD 2015.
 - Recursive partition using dynamic programming: horizontal and vertical
 - Coarse-grained parallel: Nets in different region can be routed simultaneously
 - Maze Routing
 - MPI
- Shen M, Luo G. "Corolla: GPU-Accelerated FPGA Routing Based on Subgraph Dynamic Expansion," FPGA 2017.
 - Obtain the net bounding box before routing
 - estimate the initial coverage that provides most nets a sufficiently large subgraph to route, and
 - perform boundary detection
 - dynamic expansion to guarantee that the routing subgraph is eventually large enough



(a) Bounding box



(b) Initial coverage



○


```

1  t_bb load_net_route_bb(const Netlist<>& net_list,
2                          ParentNetId net_id,
3                          int bb_factor) {
4      /*
5       * This routine loads the bounding box used to limit the space
6       * searched by the maze router when routing a specific net. The se
7       * arch is
8       * limited to channels contained with the net bounding box expande
9       * d
10      * by bb_factor channels on each side. For example, if bb_factor
11      * is
12      * 0, the maze router must route each net within its bounding box.
13      * If bb_factor = max(device_ctx.grid.width()-1, device_ctx.grid.h
14      * eight() - 1),
15      * the maze router will search every channel in
16      * the FPGA if necessary. The bounding box returned by this routi
17      * ne
18      * are different from the ones used by the placer in that they are
19      * clipped to lie within (0,0) and (device_ctx.grid.width()-1,devi
20      * ce_ctx.grid.height()-1)
21      * rather than (1,1) and (device_ctx.grid.width()-1,device_ctx.gri
22      * d.height()-1).
23      */
24      ...
25  }


```

- Shen M, Luo G, Xiao N. "Combining static and dynamic load balance in parallel routing for FPGAs," TCAD 2020.


- Transaction version of ICCAD15
- load-balance partitioning
- Recursive partition based on locations into 3 sets: S_+ , S_- , S_0




(a) Subregions and nets after partitioning



(b) Recursive partitioning



(c) A tree structure for task assignment



(d) Parallelize the nets across subregions

- Each subregion can be searched in parallel

```

1  ▼ while True: # see "while (routeIteration < config.getMaxIterations())
   {...}" in routeIndirectConnections()
2
3      update_count = [0 for _ in len(nodes)]
4  ▼  while !M.is_empty():
5          read_lock()
6          (s,t) = get_net(thread_id, M) # for (net in Nets)
7          read_unlock();
8
9  ▼      if !is_routed(s,t) || is_congested(s,t) || is_critical(s,t): # se
   e shouldRoute(...)
10         ripup(s,t) # see prepareRouteConnection(...)
11  ▼      else:
12         continue
13
14         min_heap.push((null, s), 0)
15         routes = ()
16
17  ▼      while min_heap.isEmpty() == False: # see "while ((rnode = queue.po
   ll()) != null) {...}" in routeConnection(...)
18         (edge = (prev, curr), curr_dist) = min_heap.pop()
19         if curr in routes: continue
20         update_present_cost(prev)
21         routes.insert(edge)
22
23         update_count[curr]++
24         if update_count > 3: continue
25         write_lock();
26  ▼         for _net in curr.nets:
27             M.push_back(_net)
28         write_unlock();
29
30  ▼         if curr is t: break
31
32  ▼         for next in fanout(curr): # see "for (RouteNode childRNode:rno
   de.getChildren()) {...}" in exploreAndExpand(...)
33             if next in routes: continue
34             next_dist = curr_dist + cost(curr) + (est(next, t) - est(c
   urr, t))
35             min_heap.push((curr, next), next_dist)
36
37         #parallel for
38  ▼         for node in routes: # see updateCostFactors()
39             update_historical_cost(node)
40
   _

```

41
42

```
if conflicts.isEmpty(): break
```

Fine-grained Parallelization

Amorphous Data-Parallelism

- example: [SSSP](#) in [LonestarGPU 6.0](#) (integrated with the [Galois](#) library)
- older version uses [IrGL compiler](#) for faster BFS and SSSP, but no longer maintained
- note: the same group has also worked on [AIG rewriting](#) and [SPRoute](#)

GPU-Accelerated

- Shen M, Luo G. "Corolla: GPU-accelerated FPGA routing based on subgraph dynamic expansion," FPGA 2017.
 - subgraph dynamic expansion + GPU-based SSSP ([LonestarGPU](#))
 - SSSP: Bellman-Ford
 - Coarse-grained parallel: Parallel multi-net simultaneously
 - Fine-grained parallel: GPU-based SSSP
- Shen M, Xiao N, Luo G. "Dependency-aware parallel routing for large-scale FPGAs," ICCD 2018.
 - Net dependency-aware region partitioning (load-balance)

SIMD Vectorization

- Khorasani F, Gupta R, Bhuyan L N. "Scalable SIMD-efficient graph processing on GPUs," PACT 2015.
- ~~Jiang P, Agrawal G. "Conflict-free vectorization of associative irregular applications with recent SIMD architectural advances," CGO 2018: (targeted at Xeon Phi)~~
- Zheng R, Pai S. "Efficient execution of graph algorithms on CPU with SIMD extensions," CGO 2021.
- <https://github.com/muneeb706/Bellman-Ford-SSSP>
 - Three versions Bellman Ford: serial, pthread, SIMD (intel processor)

Parallel A*

Bidirectional A*:

- Paper: <https://homepages.dcc.ufmg.br/~chaimo/public/ENIA11.pdf>
- Paper (serial): <https://repub.eur.nl/pub/16100/ei2009-10.pdf>
- Code: <https://github.com/davidleston/Parallel-New-Bidirectional-A-Star>

GPU accelerated A*:

- Paper: <https://yichaozhou.com/publication/1501massive/paper.pdf>
- Code: <https://github.com/zhou13/uastar>

Collections

- Code: <https://github.com/lulufa390/Parallel-A-Star-Algorithm>

Survey: <https://arxiv.org/pdf/1708.05296.pdf>

Parallel Rippel Search: <https://graphics.tudelft.nl/~rafa/myPapers/bidarra.MIG2011.pdf>