## Functions in VHDL

Digital Circuits Laboratory

Wadhwani Electronics Laboratory

2022



## **Functions**

- Functions are part of a group of structures in VHDL called subprograms.
- Functions are small sections of code that perform an operation that is reused throughout your code.
- Functions are used to describe frequently used sequential algorithms that return a single value.
- Functions always use a return statement. They are generally good for doing a small amount of logic or math and returning a result.
- Note: "wait" statements can not be used in a function.

## Function Syntax

```
<parameter2 name> : <parameter2 type> := <default value>;
                   <parameterN name> : <parameterN type> := <default value>)
                   return <return type> is
<constant or variable declaration>
begin
   <code performed by the function>
   return <value>
end function:
```

## Example

```
function add(A: in std logic vector(3 downto 0);
              B: in std logic vector(3 downto 0))
return std logic vector is
    variable sum : std logic vector(3 downto 0);
    variable carry : std logic vector(3 downto 0);
begin
    L1: for i in 0 to (operand width-1) loop
             if i = 0 then
                 sum(i) := A(i) Aor B(i) Aor '0';
                 carry(i) := A(i) and B(i);
             else
                 sum(i) := A(i) Aor B(i) Aor carry(i-1);
                 carry(i) := (A(i) \text{ and } B(i)) \text{ or } (carry(i-1) \text{ and } (A(i) \text{ or } B(i)));
             end if;
        end loop L1;
    return carry(3) & sum;
end add:
```