

Class Test-3

Course Code: CSE 315

Course Title: Microprocessor and Microcontroller

Submitted to:

Name: Nourin Khandaker

Lecturer,

Dept. of CSE

at Bangladesh University of Business

and Technology.

Submitted by:

Name: Syeda Nowshin Ibnat

ID: 17183103020

Intake:39

Section: 01

Program: B.Sc. in CSE

Semester: Summer 2020

Date of Submission: 08.11.2020

priority level . Lower-prisers on Inappts Clike Keybourg

Som: Internupts one particularly useful when interfacing I lo devices that provide on nequine data at relatively low data transfer rates, such as keyboard inputs.

Intrinupts working process: 600 at slight best song od

When we press on release a key, that event is signalled up the keyboard cable to naise a hardware intermupt. The Operating system's job is to watch for such intunupts. For each possible kind of intennupts, there will be an internapts handlen, a part of the operating system that stashes away any data associated with them (key priess) key nelease value value) until it can be processed. What the internupt. handler for our keyboard actually does is post the key value into a system area near the bottom Of memony. There, it will be available for inspection When the operating system passes control to whichever program is actually cumently supposed to be reading from the Keyboard. beldeath Himnedmost at dessessations in the genices one counteded to its

Every kind of internupts has internupt has an associated

Priority level. Lower-priority intruppts (like keyboard events) have to wait on higher-priority interrupts
(like clock ticks on disk events). Unix is designed to give priority to the kinds of events that need to be processed rapidly in order to keep the machine's tesponse smooth.

Response smooth.

Keyboard introupt int

Figure: A time-line of intraupt usage

2 No Ans:

Soins. The dinect memony access (DHA) Ito technique provides dinect access to the memony while the microprocessor is temponarily disabled.

Ito devices are connected to system bus vio a special interface circuit known as "DMA controller".

DMA is different from other I/O Techniques. Explained below:

DHA allows a peripheral device to nead from/write to memony without going through the cpu.

Programmed 110: Processor 110 occurs wender the direct and continuous control of the program requesting the 110 operation. Data are exchanged between the cpu and the 110 module.

Internupt driven: A program innues an IIO command and then continues to execute, until it is internupted by the IIO handware to signal the end of the IIO operation.

whenease DMO: A operation to processor takes over control of an IIO operation to move a large block of data. The IIO module and main memory exchange data directly, without any involvement of processor.

Other IIO '33 such as:

Hemony maped IIO: Memony and IIO are theated as memony only. It means no signal like Iso/M.

Inolated IIO: Address space of memony and IIO is isolated.

It uses 10/M signal.