

(a)
R_{src}
shared line
wire R, C
... K cells
DAC
ϕ_1
ϕ_2
hold
hold
pad
ESD
B_1
B_2
C_{pulse}
C_{pulse}
C_{node}
C_{node}
CZ
pulse
(b)
refresh
hold
refresh
CZ pulse via C_{pulse}
glitch from the refresh
of a neighbouring electrode
droop (leakage)
DAC target
pedestal
(charge injection,
feedthrough)
barrier voltage (a.u.)
time (not to scale)