
(a)
TG, pad ESD
TG, no ESD
T-switch + OTA
bootstrapped NMOS
barrier error (mV)
time during the CZ gate (ns)
(b)
add infidelities
add voltages
add phases
infidelity from the rule
exact infidelity
(c)
NMOS
TG
TG + dummies
bootstrapped NMOS
thick T-switch
T-switch + OTA
Pareto front
power per electrode (W)
area per electrode (μm²)