
(a)
droop measured on cryogenic chips
Darnas et al., drift only
one reticle of 1 pF cells
van Staveren et al., per DAC
electrodes per DAC
droop rate (V/s)
bootstrapped NMOS, flat line
bootstrapped NMOS, tree
T-switch + OTA, flat line
T-switch + OTA, tree
TG, flat line
TG, tree
TG, pad ESD, flat line
TG, pad ESD, tree
(b)
electrodes, final line only
NMOS
TG
TG + dummies
bootstrapped NMOS
thick T-switch
T-switch + OTA
settling limit, Eq. (5)
switch figure of merit $I_{leak} \cdot R_{on}$ (V)