
(a)
NMOS
bootstrapped NMOS
T-switch + OTA
TG + dummies
TG
TG, pad ESD
10^0
10^1
pedestal margin, worst of 10^6 channels (s = 33.7 dec/V, 99.99%, operational)
nominal cell, over the bands
300 K
77 K
4 K
4 K, high shift
77 K, fitted
4 K, measured PMOS shift
(b) held voltages not passed (of 7)
0 0 0 1 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 2 3
0 0 0 0 2 3
0 0 0 0 2 2
300 K
77 K
4 K
4 K, high shift
77 K, fitted
4 K, measured PMOS shift
(c)
amplitude per electrode
shared amplitude
10^{-2}
10^{-3}
10^{-4}
infidelity from pulse distortion
27 °C
−40 °C
−196 °C