
SIRC-1 CPU ARCHITECTURE



SIX SEQUENTIAL EXECUTION PHASES

One active phase at a time · bus waits may extend a phase

0 Fetch high bits 31-16	**1** Fetch low bits 15-0	**2** Decode / RF p low + 2	**3** Execute ALU + AU	**4** Memory LOAD / STOR	**5** Write back registers / sr