
# SIRC-1 CPU ARCHITECTURE




## SIX SEQUENTIAL EXECUTION PHASES

One active phase at a time · bus waits may extend a phase

| | | | | | |
|---|---|---|---|---|---|
| **0** Fetch high<br>bits 31-16 | **1** Fetch low<br>bits 15-0 | **2** Decode / RF<br>p low + 2 | **3** Execute<br>ALU + AU | **4** Memory<br>LOAD / STOR | **5** Write back<br>registers / sr |