## Nqaa Ladadwa-1180629

## HW2-VLSI

	91
	* To Finel the Path delay 8
-9	
	⇒ d = x + 4+60 + 100 + P
	10 X
	* The equation in terms of X and y e
	$\Rightarrow \frac{1}{10} - \frac{9+50}{10} = 0 \Rightarrow x^2 = 10y + 500$
	X2
	$\Rightarrow \frac{1}{x} - \frac{100}{y^2} = 0 \Rightarrow y^2 = 100x$
	x 32 7 3 = 10x
100	1100 1 1800 1 1 de l 11 0 0 0 1 d
	there we differentiated with respect
	to each size and set the results to 0
	allowed us to solve the equation
	For x=33ff and y=57ff
=	* The stage efforts are (33)=3.3 , (57+50)=3.2
	and (100/57)=1.8.
	=> It can be noticed that the first two stages
Carp.	are equal, while the third stage effort is lower.
10	The state of the s
<u>n</u>	
	=> As x already drives a large wire capacitance,
-	y may be rather large (and will bear a small stage
2	effort) before the incremental increase in delay
-	of x driving y equals the incremental decreases in
9	
	delay of y driving the artifact.

## Q2:



