

Faculty of Engineering and Technology Department of Electrical and Computer Engineering Digital System ENCS 234 Verilog Assignment

Student Name: Nsreen Tawafsha.

Student ID: 1182319.


Section: 1.

Instructor: Mohammed Hussein.

Date: March 12, 2021


Question 1:


Whole System Design




Verilog Codes and there simulations

Mux4×1






Mux2×1




Whole System code

Whole Diagram Simulation




Question 2:

Whole System Design




Verilog Codes and there simulations

One-Bit Adder





Four-Bit Adder

```
🕸 one_... | 🗣 Comp... | 🗗 one_... | 🗗 Four_... | 🗗 Four_... | 🗗 Four_... | 🗗 Simul... | 👺 Simul... | 👺 mux_... | 🕸 quad... | 🕸 four_... | 🕸 four_... | 🕸 syste... | 🗖 one_... |
                 module Four bit add sub (A,B,c in,resl,over flow);
----
                    input [3:0] A,B;
                   input c_in;
output [3:0] resl;
output over_flow;
# 1/8
\overrightarrow{\{\}}
F F
                   wire cl,c2,c3;
16 %
             8
                   wire [3:0]n;
% %
                   xor Gl(n[0],B[0],c_in),
            10
7 0
            11
                        G2(n[1],B[1],c_in),
            12
                        G3(n[2],B[2],c_in),
€2
            13
                        G4(n[3],B[3],c_in);
            14
                   one_bit_adder FA0(A[0],n[0],c_in,resl[0],cl),
267
268 ab/
            15
                                     FA1(A[1],n[1],c1,res1[1],c2),
| ....
            16
                                     FA2(A[2],n[2],c2,res1[2],c3),
            17
                                    FA3(A[3],n[3],c3,res1[3],over_flow);
≣ 🖺
            18
                   endmodule
```





Mux2x1






Quad Mux 2x1






Four-Bit or Array

```
four_bit_or_array.v
                                                                                                         - - X
                    module four_bit_or_array (A,B,R);
input [3:0] A,B;
output [3:0] R;
---
擅 懥
                     or R1(R[0],A[0],B[0]),
                         R2(R[1],A[1],B[1]),
16 % %
                         R3(R[2],A[2],B[2]),
🔏 🗓 💆
                8
                         R4(R[3],A[3],B[3]);
                     endmodule
267
268 ab/
... ∃ '2
```



Four-Bit and Array

```
- - X
four_bit_and_array.v
                   module four_bit_and_array (A,B,N);
input [3:0] A,B;
:
               2
M 🐫 ₹}
                    output [3:0] N;
and G1(N[0],A[0],B[0]),
                        G2(N[1],A[1],B[1]),
1 % %
                        G3(N[2],A[2],B[2]),
🏂 🖟 🦠
               8
                        G4(N[3],A[3],B[3]);
endmodule
267
268 ab/
<u>...</u> ∃ '≧
           <
```



Whole System Code

```
🎨 Բ | 🕸 օ | 🖶 C | ԴՈ օ | ԴՈ Բ | ԴՈ Բ | ԴՈ Բ | ԴՈ Հ | 🖶 Տ | 🕸 տ | 🕸 գ | 🕸 և | 🕸 և | 🕸 ե | ԴՈ օ | ԴՈ օ | ԴՈ տ | ԴՈ տ | ԴՈ տ | ԴՈ գ | ԴՈ և |
                 module system 2 (A,B,S0,S1,Over flow,Result);
input [3:0] A,B;
# 1,8
                   input S0,S1;
                   output [3:0] Result;
\overrightarrow{\{\}}
                   output Over_flow;
賃 賃
                   wire [3:0] w_as,w_and,w_or,w_mux;
16 %
                   Four_bit_add_sub G1(A,B,S0,w_as,Over_flow);
% ×
                   four_bit_and_array G2(A,B,w_and);
four_bit_or_array G3(A,B,w_or);
            10
7 0
            11
                   quad_mux21 G4(w_and,w_or,S0,w_mux);
            12
quad_mux21 G5(w_mux,w_as,S1,Result);
            13
            14
267
268 ab/
            15
                   endmodule
| ....:
```

Whole Diagram Simulation

