



Faculty of Engineering and Technology
Department of Electrical and Computer Engineering
Digital System
ENCS 234
Verilog Assignment

Student Name: Nsreen Tawafsha.

Student ID: 1182319.


Section: 1.

Instructor: Mohammed Hussein.

Date: March 12, 2021

Question 1:


Whole System Design



Verilog Codes and there simulations


Mux4x1

```
1 module mux41 (I,S0,S1,out);
2   input [3:0] I;
3   input S0,S1;
4   output out;
5
6   reg out;
7
8   always @ (I,S0,S1)
9   begin
10      if(S1 == 1'b0 & S0 == 1'b0)
11      begin
12          out = I[0];
13      end
14      else if(S1 == 1'b0 & S0 == 1'b1)
15      begin
16          out = I[1];
17      end
18      else if(S1 == 1'b1 & S0 == 1'b0)
19      begin
20          out = I[2];
21      end
22      else
23      begin
24          out = I[3];
25      end
26
27  end
28
29 endmodule
```



Mux2x1


```
Simulator ... mux41.v mux21.v mux41.v Compilati... System_1.v Wavefor... Wavefor... Wavefor... mux21_Si... Simulatio...  
1 module mux21 (F1,F2,S2,Output);  
2   input F1,F2,S2;  
3   output Output;  
4  
5   assign Output = (!S2&F1) | (S2&F2);  
6  
7 endmodule
```



Whole System code


```
1 module System_1 (I1,I2,S0,S1,S2,Output);  
2   input [3:0] I1,I2;  
3   input S0,S1,S2;  
4   output Output;  
5  
6   wire F1,F2;  
7  
8   mux4l G1(I1,S0,S1,F1);  
9   mux4l G2(I2,S0,S1,F2);  
10  mux2l G3(F1,F2,S2,Output);  
11  
12 endmodule
```

Whole Diagram Simulation



Question 2:


Whole System Design



Verilog Codes and there simulations

One-Bit Adder

```
dder.v
1 module one_bit_adder (x,y,z,sum,c_out);
2   input x,y,z;
3   output sum,c_out;
4   assign sum = x ^ y ^ z;
5   assign c_out = (x&&y) || ( z&&(x^y));
6 endmodule
```




Four-Bit Adder


```

1  module Four_bit_add_sub (A,B,c_in,res1,over_flow);
2  input [3:0] A,B;
3  input c_in;
4  output [3:0] res1;
5  output over_flow;
6
7  wire c1,c2,c3;
8  wire [3:0]n;
9
10 xor G1(n[0],B[0],c_in),
11     G2(n[1],B[1],c_in),
12     G3(n[2],B[2],c_in),
13     G4(n[3],B[3],c_in);
14 one_bit_adder FA0(A[0],n[0],c_in,res1[0],c1),
15     FA1(A[1],n[1],c1,res1[1],c2),
16     FA2(A[2],n[2],c2,res1[2],c3),
17     FA3(A[3],n[3],c3,res1[3],over_flow);
18 endmodule


```




Mux2x1




```
1 module mux_21 (I0,I1,s,F1);
2   input I0,I1,s;
3   output F1;
4   assign F1 = (I0&!s) | (I1&s);
5 endmodule
```



Quad Mux 2x1




```
1 module quad_mux21 (A,B,sw,y);
2   input [3:0] A,B;
3   input sw;
4   output [3:0] y;
5
6   mux_21 m1(A[0],B[0],sw,y[0]),
7           m2(A[1],B[1],sw,y[1]),
8           m3(A[2],B[2],sw,y[2]),
9           m4(A[3],B[3],sw,y[3]);
10 endmodule
```



Four-Bit or Array

```
1 module four_bit_or_array (A,B,R);
2   input [3:0] A,B;
3   output [3:0] R;
4
5   or R1(R[0],A[0],B[0]),
6     R2(R[1],A[1],B[1]),
7     R3(R[2],A[2],B[2]),
8     R4(R[3],A[3],B[3]);
9
10  endmodule
```




Four-Bit and Array

```

1 module four_bit_and_array (A,B,N);
2   input [3:0] A,B;
3   output [3:0] N;
4
5   and G1(N[0],A[0],B[0]),
6       G2(N[1],A[1],B[1]),
7       G3(N[2],A[2],B[2]),
8       G4(N[3],A[3],B[3]);
9
10  endmodule

```



Whole System Code

```
1 module system_2 (A,B,S0,S1,Over_flow,Result);
2   input [3:0] A,B;
3   input S0,S1;
4   output [3:0] Result;
5   output Over_flow;
6
7   wire [3:0] w_as,w_and,w_or,w_mux;
8
9   Four_bit_add_sub G1(A,B,S0,w_as,Over_flow);
10  four_bit_and_array G2(A,B,w_and);
11  four_bit_or_array G3(A,B,w_or);
12  quad_mux2l G4(w_and,w_or,S0,w_mux);
13  quad_mux2l G5(w_mux,w_as,S1,Result);
14
15 endmodule
```

Whole Diagram Simulation

