


Interrupts

now, we're cooking with gas



```
while (1) {
   read_char_to_screen();
   update_screen();
}
```

How long does it take to send a scan code?

- IIkHz, II bits/scan code
How long does it take to update the screen?
What could go wrong?

code/button
code/glbutton
code/glkeyboard


```
while (1) {
   read_char_to_screen();
   update_screen();
}
```

char arrives

```
while (1) {
   read_char_to_screen();
   update_screen();
}
```

char arrives

```
while (1) {
   read_char_to_screen();
   update_screen();
}
```



The Problem

Need long-running computations (graphics, computations, applications, etc.).

Need to respond to external events quickly.

How could we change this code?

```
while (1) {
   read_char_to_screen();
   update_screen();
}
```


Concurrency

```
when a scan code arrives {
  add scan code to buffer();
while (1) {
  // Doesn't block
  while (read chars to screen()) {}
  update screen();
  update_screen
                        proc
```

Hardware Can Help

```
int uart_getc(void) {
    while (!(uart->lsr & MINI_UART_LSR_RX_READY));
    return uart->data & 0xFF;
}

void uart_putc(unsigned c) {
    if (c == '\n') {
        uart_putc('\r');
    }
    while (!(uart->lsr & MINI_UART_LSR_TX_EMPTY));
    uart->data = c;
}
```



Blocking I/O (with HW help)

```
while (1) {
  while (read_chars_to_screen()) {}
  update_screen();
}
```

chars arrive, buffered in HW




Blocking I/O (with HW help)

```
while (1) {
  while (read_chars_to_screen()) {}
  update_screen();
}
```

Can we still lose characters?

chars arrive, buffered in HW



No Silver Bullet

```
while (1) {
  while (read_chars_to_screen()) {}
  update_screen();
}
```

Yes! Chars overflow FIFO, dropped.



Interrupts!

Cause processor to stop what it's doing and immediately execute other code, returning to original code when done.

- External events (I/O, reset, timer)
- Internal events (bad memory access, software trigger).

Critical for responsive systems

Using interrupts exercises everything you've learned so far.

Architecture, assembly, linking, memory, C, peripherals

They'll complete your interactive graphics console.

code/blink

Example code

Uses a timer interrupt in increment a counter

- interrupt_handler in main.c

Increments counter despite while() loop in main()

start.s

```
interrupt_asm:
    mov sp, #0x8000
    sub lr, lr, #4

push {r0-r12,lr}

mov r0, lr
    bl interrupt handler
```

What is happening in interrupt_asm in start.s? What happens to the stack pointer? Why do we save all of the registers?

Problem #1

```
Disassembly of section .text:
00008000 <_start>:
   8000: e3a0d902
                           mov sp, #32768 ; 0x8000
                           bl
                                  8010 <_cstart>
   8004: eb000001
00008008 <hang>:
   8008: eb000039
                           bl
                                  80f4 < led_on>
   800c: eaffffe
                                  800c < hang + 0x4 >
00008010 <_cstart>:
                                  {fp, lr} Interrupt!
                           push
   8010:
        e92d4800
```

Need to know what instruction to return to after interrupt.

Where can we store that information?

Processor Modes


Register	supervisor	interrupt	
R0	R0	R0	
RI	RI	RI	
R2	R2	R2	
R3	R3	R3	
R4	R4	R4	
R5	R5	R5	
R6	R6	R6	
R7	R7	R7	
R8	R8	R8	
R9	R9	R9	
RIO	RIO	RIO	
fp	RII	RII	
ip	R12	RI2	
sp	R13_svc	R13_irq	
Ir	R14_svc	R14_irq	
рс	RI5 RI5		
CPSR	PSR CPSR CPSR		
SPSR	SPSR	SPSR	

Modes								
	•	Privileged modes—						
	Exception modes							
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrup		
R0	R0	R0	R0	R0	R0	R0		
R1	R1	R1	R1	R1	R1	R1		
R2	R2	R2	R2	R2	R2	R2		
R3	R3	R3	R3	R3	R3	R3		
R4	R4	R4	R4	R4	R4	R4		
R5	R5	R5	R5	R5	R5	R5		
R6	R6	R6	R6	R6	R6	R6		
R7	R7	R7	R7	R7	R7	R7		
R8	R8	R8	R8	R8	R8	R8_fiq		
R9	R9	R9	R9	R9	R9	R9_fiq		
R10	R10	R10	R10	R10	R10	R10_fiq		
R11	R11	R11	R11	R11	R11	R11_fiq		
R12	R12	R12	R12	R12	R12	R12_fiq		
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq		
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq		
PC	PC	PC	PC	PC	PC	PC		
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR		
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq		

indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode

Figure A2-1 Register organization

Processor Modes, Cont'd



start.s

```
interrupt_asm:
    mov sp, #0x8000
    sub lr, lr, #4

push {r0-r12,lr}

mov r0, lr
    bl interrupt handler
```

How does the processor know to call interrupt_asm?

start.s

```
vectors:
  ldr pc, reset asm
 ldr pc, undefined instruction asm
 ldr pc, software interrupt asm
 ldr pc, prefetch abort asm
 ldr pc, data abort asm
 ldr pc, reset asm
  ldr pc, interrupt asm
fast interrupt asm:
                              the value stored here
  ldr pc, fast asm
                              word impossible asm
reset asm:
                              .word impossible asm
undefined instruction asm:
                                                      function in start.s
                              .word impossible asm
software interrupt asm:
prefetch abort asm:
                              .word impossible asm
data abort asm:
                              .word impossible asm
                              .word interrupt asm
interrupt asm: -
fast asm:
                              .word impossible asm
```

Why not ldr pc, =interrupt_asm?


cstart.c

```
#define RPI_VECTOR_START 0x0

int* vectorsdst = (int*)RPI_VECTOR_START;
int* vectors = &_vectors;
int* vectors_end = &_vectors_end;
while (vectors < vectors_end)
   *vectorsdst++ = *vectors++;</pre>
```

Where are vectors and vectors end defined?

CPU Address Space, Revisited



Desired Assembly

Generate this assembly code and copy it to interrupt table location (0x0000000).

```
0: ldr pc, =impossible_asm
4: ldr pc, =impossible_asm
8: ldr pc, =impossible_asm
c: ldr pc, =impossible_asm
10: ldr pc, =impossible_asm
14: ldr pc, =impossible_asm
18: ldr pc, =interrupt_asm
1c: ldr pc, =impossible_asm
```

Generating Assembly

```
_vectors:

ldr pc, =impossible_asm

ldr pc, =impossible_asm
```

```
0000849c < vectors>:
    849c:
                                          pc, [pc, #24]
                 e59ff018
                                  ldr
                                                            ; 84bc < vectors+0x24>
                                  ldr
                                          pc, [pc, #20]
    84a0:
                                                            ; 84bc < vectors + 0x24 >
                 e59ff014
    84a4:
                e59ff010
                                  ldr
                                          pc, [pc, #16]
                                                            ; 84bc < vectors + 0x24 >
    84a8:
                e59ff00c
                                  ldr
                                          pc, [pc, #12]
                                                            ; 84bc < vectors + 0x24 >
    84ac:
                                          pc, [pc, #12]
                                                            ; 84c0 < vectors+0x24>
                 e59ff00c
                                  ldr
    84b0:
                e59ff008
                                  ldr
                                          pc, [pc, #8]
                                                            ; 84c0 < vectors+0x24>
    84b4:
                e51ff000
                                  ldr
                                          pc, [pc, #0]
                                                            ; 84bc < vectors+0x20>
    84b8:
                e51ff004
                                  ldr
                                                            ; 84bc < vectors + 0x24 >
                                          pc, [pc, #0]
    84bc:
                 000096c0
                                           0x000096c0
                                  .word
    84c0:
                                           0x00008290
                 00008290
                                  .word
```

Generating Assembly

```
.globl vectors
vectors:
                                                  These constants could end
ldr pc, =impossible asm
ldr pc, =impossible asm
                                                 up anywhere.
ldr pc, =impossible asm
ldr pc, =impossible asm
ldr pc, =impossible asm
ldr pc, =impossible asm
ldr pc, =interrupt asm
ldr pc, =impossible asm
      0000849c < vectors>:
          849c:
                      e59ff018
                                     ldr
                                             pc, [pc, #24]
                                             pc, [pc, #20]
                                     ldr
          84a0:
                      e59ff014
```

; 84bc < vectors+0x24> ; 84bc < vectors + 0x24 >84a4: e59ff010 ldr pc, [pc, #16] ; 84bc < vectors + 0x24 >84a8: e59ff00c ldr pc, [pc, #12] ; 84bc < vectors + 0x24 >84ac: e59ff00c pc, [pc, #12] ; 84c0 < vectors + 0x24 >ldr 84b0: e59ff008 ldr pc, [pc, #8] ; 84c0 < vectors + 0x24 >e51ff000 ldr pc, [pc, #0] ; 84bc < vectors+0x20> 84b4: 84b8: e51ff004 ; 84bc < vectors + 0x24 >pc, [pc, #0] ldr 000096c0 0x000096c0 84bc: .word 84c0: 0x00008290 00008290 .word

Generating Assembly

```
.globl _vectors
```

_vectors:

```
ldr pc, =impossible_asm
ldr pc, =impossible_asm
```

ldr pc, =impossible asm


ldr pc, =impossible_asm

ldr pc, =impossible_asm

ldr pc, =impossible_asm

ldr pc, =interrupt_asm

ldr pc, =impossible asm



These constants could end up anywhere.

What's funny here?

```
0000849c < vectors>:
    849c:
                 e59ff018
                                  ldr
                                           pc, [pc, #24]
                                  ldr
    84a0:
                                           pc, [pc, #20]
                 e59ff014
    84a4:
                 e59ff010
                                  ldr
                                           pc, [pc, #16]
    84a8:
                                  ldr
                 e59ff00c
                                           pc, [pc, #12]
    84ac:
                 e59ff00c
                                           pc, [pc, #12]
                                  ldr
    84b0:
                 e59ff008
                                  ldr
                                           pc, [pc, #8]
                 e51ff000
                                  ldr
    84b4:
                                           pc, [pc, #0]
    84b8:
                 e51ff004
                                  ldr
                                           pc, [pc, #0]
                 000096c0
                                           0x000096c0
    84bc:
                                  .word
                                           0x00008290
    84c0:
                 00008290
                                  .word
```

```
; 84bc <_vectors+0x24>
; 84bc <_vectors+0x24>
; 84bc <_vectors+0x24>
; 84c0 <_vectors+0x24>
; 84c0 <_vectors+0x24>
; 84bc <_vectors+0x24>
; 84bc <_vectors+0x24>
```

; 84bc < vectors+0x24>

code/vectors

Explicit Embedding

```
.globl vectors
                                            .globl vectors
vectors:
                                           vectors:
ldr pc, =impossible asm
                                           ldr pc, impossible asm
ldr pc, =impossible asm
                                           ldr pc, impossible asm
                                           ldr pc, _impossible asm
ldr pc, =impossible asm
ldr pc, =impossible asm
                                           ldr pc, _impossible_asm
                                           ldr pc, _impossible_asm
ldr pc, =impossible asm
ldr pc, =impossible asm
                                           ldr pc, impossible asm
ldr pc, =interrupt asm
                                           ldr pc, interrupt asm
ldr pc, =impossible asm
                                           ldr pc, impossible asm
                                                                .word impossible asm
                                            impossible asm:
                                           interrupt asm:
                                                                .word interrupt asm
```

Now we know the constants will follow the code.

C Code

```
#define RPI VECTOR START 0x0
    ...
       int* vectorsdst = (int*)RPI VECTOR START;
       int* vectors = &_vectors;
       int* vectors_end = &_vectors_end;
       while (vectors < vectors end)</pre>
          *vectorsdst++ = *vectors++:
000080b8 < vectors>:
   80b8:
               e59ff018
                                     pc, [pc, #24]
                                                    ; 80d8 < impossible asm>
                              ldr
   80bc:
                              ldr
                                     pc, [pc, #20]
                                                    ; 80d8 <_impossible_asm>
              e59ff014
   80c0:
              e59ff010
                              ldr
                                         [pc, #16]
                                                    ; 80d8 <_impossible_asm>
   80c4:
              e59ff00c
                              ldr
                                     pc, [pc, #12]
                                                    : 80d8 < impossible asm>
   80c8:
                                     pc, [pc, #8]
                                                    ; 80d8 <_impossible_asm>
              e59ff008
                              ldr
   80cc:
              e59ff004
                              ldr
                                     pc, [pc, #4]
                                                    ; 80d8 < impossible asm>
   80d0:
              e59ff004
                              ldr
                                     pc, [pc, #4]
                                                    : 80dc < interrupt asm>
   80d4:
                              ldr
                                     pc, [pc, #-4]
                                                    ; 80d8 < impossible asm>
              e51ff004
   80d8:
              000080fc
                              .word
                                     0x000080fc
   80dc:
              000080e0
                              .word
                                     0x000080e0
                                                  00000000 <_vectors>:
                                                      0000:
                                                                  e59ff018
                                                                                 ldr
                                                                                        pc, [pc, #24]
                                                                                                        ; 80d8 < impossible asm>
                                                                                        pc, [pc, #20]
                                                                                                       ; 80d8 <_impossible asm>
                                                      0004:
                                                                  e59ff014
                                                                                 ldr
                                                      0008:
                                                                  e59ff010
                                                                                 ldr
                                                                                        pc, [pc, #16]
                                                                                                       ; 80d8 <_impossible_asm>
                                                                                 ldr
                                                                                        pc, [pc, #12]
                                                                                                         80d8 < impossible asm>
                                                      000c:
                                                                  e59ff00c
                                                      0010:
                                                                                                        ; 80d8 <_impossible_asm>
                                                                  e59ff008
                                                                                 ldr
                                                                                        pc, [pc, #8]
                                                      0014:
                                                                  e59ff004
                                                                                 ldr
                                                                                        pc, [pc, #4]
                                                                                                       : 80d8 < impossible asm>
                                                                                                       ; 80dc < interrupt asm>
                                                      0018:
                                                                  e59ff004
                                                                                        pc, [pc, #4]
                                                      001c:
                                                                  e51ff004
                                                                                 ldr
                                                                                        pc, [pc, #-4]
                                                                                                       ; 80d8 <_impossible_asm>
                                                      0020:
                                                                  000080fc
                                                                                 .word
                                                                                        0x000080fc
```

0024:

000080e0

.word

0x000080e0

Summary

Interrupts allow external events to trigger code to run with very little delay: responsiveness despite long-running functions

They bring together everything you've learned so far

Running code at arbitrary points is dangerous!

Copies of 1r and sp, use separate stack

Interrupt vectors are at 0x0-0x1c

- Have to copy them there at boot time
- Generating safe assembly requires explicitly embedding addresses

Next time: making interrupts happen (the return of GPIO)