



# Interrupts, Part 2

now, we're cooking with gas



### Blocking I/O

```
while (1) {
   read_char_to_screen();
   update_screen();
}
```



### Button example

(code/button\_blocking)

### Concurrency

```
when a scan code arrives {
  add scan code to buffer();
while (1) {
  // Doesn't block
  while (read chars to screen()) {}
  update screen();
  update_screen
                        proc
```

### Interrupts

Events that cause processor to stop what it's doing and immediately execute other code, returning to original code when done.

Examples: external events (I/O, reset, timer) as well as internal events (bad memory access, software trigger).

- external: "interrupts" (like PS/2 clock line!)
- internal: "exceptions"

#### Last Lecture

Reviewed code/blink

#### Interrupt code is stored at 0x0

■ Have to copy "table" of interrupt handlers to 0x0 at boot

#### Interrupt code is carefully written assembly

- Need to invoke assembly routine to save CPU state
- Explicitly embed constants so they are copied too
- Interrupt mode has its own sp and lr

#### This Lecture

Writing the code that runs in interrupts

Setting up the CPU to issue interrupts

Writing code that can be safely interrupted

#### This Lecture

Writing the code that runs in interrupts

Setting up the CPU to issue interrupts

Writing code that can be safely interrupted

## Interrupt Table (reminder)

8 instructions at 0x0, CPU jumps to instr[6] when an interrupt happens

libpi/src/vectors.s

```
.globl vectors
vectors:
ldr pc, reset asm
ldr pc, undefined instruction asm
ldr pc, software interrupt asm
ldr pc, _prefetch_abort_asm
ldr pc, data abort asm
ldr pc, _reset_asm
ldr pc, interrupt asm
ldr pc, fast interrupt asm
reset asm: .word reset asm
interrupt asm:
                   .word interrupt asm
// ... other asm symbols
vectors end:
```

## Write Interrupt Handler

#### libpi/src/vectors.s

```
What is ldm sp!, {pc}^
```


### **Processor Modes**

Register	supervisor	interrupt
R0	R0	R0
R1	R1	R1
R2	R2	R2
R3	R3	R3
R4	R4	R4
R5	R5	R5
R6	R6	R6
R7	R7	R7
R8	R8	R8
R9	R9	R9
R10	R10	R10
fp	R11	R11
ip	R12	R12
sp	R13_svc	R13_irq
lr	R14_svc	R14_irq
рс	R15	R15
CPSR	CPSR	CPSR
SPSR	SPSR	SPSR

			Modes										
	•	Privileged modes—											
		Exception modes—											
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrup							
R0	R0	R0	R0	R0	R0	R0							
R1	R1	R1	R1	R1	R1	R1							
R2	R2	R2	R2	R2	R2	R2							
R3	R3	R3	R3	R3	R3	R3							
R4	R4	R4	R4	R4	R4	R4							
R5	R5	R5	R5	R5	R5	R5							
R6	R6	R6	R6	R6	R6	R6							
R7	R7	R7	R7	R7	R7	R7							
R8	R8	R8	R8	R8	R8	R8_fiq							
R9	R9	R9	R9	R9	R9	R9_fiq							
R10	R10	R10	R10	R10	R10	R10_fiq							
R11	R11	R11	R11	R11	R11	R11_fiq							
R12	R12	R12	R12	R12	R12	R12_fiq							
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq							
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq							
PC	PC	PC	PC	PC	PC	PC							
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR							
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irg	SPSR_fiq							

indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode

#### **CPSR**



M[4:0]	Mode
b10000	User
b10001	FIQ
b10010	IRQ
b10011	Supervisor
b10111	Abort
b11011	Undefined
b11111	System


```
msr psr, Rm <- Store Rd into psr
mrs Rd, psr <- Load Rd with psr

msr cpsr_c, r0 <- Store CPSR with r0
mrs r0, cpsr c <- Load r0 with CPSR
```

#### **CPSR**

don't touch these bits (cpsr\_c)

these bits should be 0b110



M[4:0]	Mode
b10000	User
b10001	FIQ
b10010	IRQ
b10011	Supervisor
b10111	Abort
b11011	Undefined
b11111	System

msr

psr, Rm

<- Store Rd into psr

mrs

Rd, psr

<- Load Rd with psr


msr mrs

cpsr c, r0

<- Store CPSR with r0</pre>

r0, cpsr c <- Load r0 with CPSR

## Set up Interrupt Stack



#### start.s

```
_start:
    mov r0, #0xD2
    msr cpsr_c, r0

    mov sp, #0x8000
    mov r0, #0xD3
    msr cpsr_c, r0

    mov sp, #0x8000000
    bl _cstart
```

@ IRQ mode
@ Put in IRQ mode,
@ don't clear C bits
@ Set IRQ stack pointer
@ SVC mode
@ Put in SVC mode,
@ don't clear C bits
@ Set SVC stack pointer
@ Jump to C start routine

#### This Lecture

Writing the code that runs in interrupts

Setting up the CPU to issue interrupts

Writing code that can be safely interrupted

### Three steps

- I. Turn on a specific interrupt source
  - E.g., when we detect a falling clock edge on PS/2 clock line
- 2. Enable/disable specific interrupts
  - E.g., GPIO interrupts
- 3. Global interrupt enable/disable

Interrupt fires if and only all three are enabled

Forgetting one is a common bug

#### Interrupts1/blink/blink.c

```
armtimer_enable_interrupt();
interrupts_enable_basic(INTERRUPTS_BASIC_ARM_TIMER_IRQ);
system_enable_interrupts();
```

#### Current Event Detection

```
while (gpio_pin_read(GPIO_PIN23) == 0) {}
while (gpio_pin_read(GPIO_PIN23) == 1) {}
// Falling edge
```

# GPIO Interrupts (pg. 96-98)

Event detect status register (GPEDSn)

Clear event by writing I to position, or will re-trigger


Falling edge detect enable register (GPFENn)

Lots of other options! High level, low level, rising edge, etc.

Goal: Trigger interrupt on falling edge of clock, read data line in interrupt handler.

libpi/include/gpioevent.h

#### **GPIO** Event Detection



# Specific Interrupts

(BCM Peripherals Manual, pages 110-113)

Register Address	Register
0x2000B200	Basic IRQ pending
0x2000B204	IRQ pending 1
0x2000B208	IRQ pending 2
0x2000B20C	FIQ Control
0x2000B210	Enable IRQs 1
0x2000B214	Enable IRQs 2
0x2000B218	Enable Basic IRQs
0x2000B21C	Disable IRQs 1
0x2000B220	Disable IRQs 2
0x2000B224	Disable Basic IRQs

### BCM2835, Sec 7.5

#	IRQ 0-15	#	IRQ 16-31	#	IRQ 32-47	#	IRQ 48-63
0		16		32		48	smi
1		17		33		49	gpio_int[0]
2		18		34		50	gpio_int[1]
3		19		35		51	gpio_int[2]
4		20		36		52	gpio_int[3]
5		21		37		53	i2c_int
6		22		38		54	spi_int
7		23		39		55	pcm_int
8		24		40		56	
9		25		41		57	uart_int
10		26		42		58	
11		27		43	i2c_spi_slv_int	59	
12		28		44		60	
13		29	Aux int	45	pwa0	61	
14		30		46	pwa1	62	
15		31		47		63	

<sup>&</sup>quot;The table above has many empty entries. These should not be enabled as they will interfere with the GPU operation."

## BCM2835, Sec 7.5

#	IRQ 0-15	#	IRQ 16-31	#	IRQ 32-47	#	IRQ 48-63
0		16		32		48	smi
1		17		33		49	gpio_int[0]
2		18		34		50	gpio_int[1]
3		19		35		51	gpio_int[2]
4		20		36		52	gpio_int[3]
5		21		37		53	i2c_int
6		22		38		54	spi_int
7		23		39		55	pcm_int
8		24		40		56	
9		25		41		57	uart_int
10		26		42		58	
11		27		43	i2c_spi_slv_int	59	
12		28		44		60	
13		29	Aux int	45	pwa0	61	
14		30		46	pwa1	62	
15		31		47		63	

GPIO pin:		4	17	30	31	47
<pre>gpio_irq[0]</pre>	(49)	Y	Y	Y	Y	N
<pre>gpio_irq[1]</pre>	(50)	N	N	Y	Y	N
<pre>gpio_irq[2]</pre>	(51)	N	N	N	N	Y
<pre>gpio irg[3]</pre>	(52)	Y	Y	Y	Y	Y


# Enabling GPIO Interrupts

Write 0xFFFFFFF to both disable registers

Write gpio\_int[3] bit of enable register 2

```
libpi/src/interrupts.c
interrupts_enable(INTERRUPTS_GPIO3);
```

### Global Interrupts



system enable interrupts();

#### libpi/src/register.s

```
.global system_enable_interrupts
system_enable_interrupts:
    mrs r0,cpsr
    bic r0,r0,#0x80 // I=0 enables interrupts
    msr cpsr_c,r0
    bx lr
```

```
.global system_disable_interrupts
system_disable_interrupts:
    mrs r0,cpsr
    orr r0,r0,#0x80 // I=1 enables interrupts
    msr cpsr_c,r0
    bx lr
```

### **GPEDS** demo

(code/button-interrupts)

### We're done!

### Concurrency

```
when a scan code arrives {
  add scan code to buffer();
while (1) {
  // Doesn't block
  while (read chars to screen()) {}
  update screen();
  update_screen
                        proc
```

### Not Quite

#### An interrupt can fire at any time

- Interrupt handler may put a PS/2 scan code in a buffer
- Could do so in the middle of when main() code is trying to pull a scan code out of the buffer
- Need to make sure the interrupt doesn't corrupt the buffer

Need to write code that can be safely interrupted

#### This Lecture

Writing the code that runs in interrupts

Setting up the CPU to issue interrupts

Writing code that can be safely interrupted

#### One Problem

```
main code
                                                                  interrupt
extern int a;
                                                                 extern int a;
a = a + 1;
                                                                 a = a - 1;
00008000 <inc>:
                                                                 0000802c <dec>:
   8000:
          e52db004
                            {fp}
                                      ; (str fp, [sp, #-4]!)
                                                                    802c:
                                                                           e52db004
                                                                                             {fp}
                                                                                                        ; (str fp, [sp, #-4]!)
                     push
                                                                                      push
   8004:
          e28db000
                     add fp, sp, #0
                                                                    8030:
                                                                           e28db000
                                                                                      add fp, sp, #0
                     ldr r3, [pc, #24] ; 8028 <inc+0x28>
                                                                    8034:
   8008:
          e59f3018
                                                                           e59f3018
                                                                                      ldr r3, [pc, #24] ; 8054 <dec+0x28>
                     ldr r3, [r3]
                                                                    8038:
                                                                                      ldr r3, [r3]
   800c:
         e5933000
                                                                           e5933000
                     add r2, r3, #1
                                                                                      sub r2, r3, #1
   8010: e2832001
                                                                    803c:
                                                                           e2432001
                     ldr r3, [pc, #12] ; 8028 <inc+0x28>
                                                                    8040:
                                                                           e59f300c
                                                                                      ldr r3, [pc, #12]
                                                                                                      ; 8054 <dec+0x28>
   8014: e59f300c
                     str r2, [r3]
                                                                                      str r2, [r3]
   8018: e5832000
                                                                    8044:
                                                                           e5832000
   801c: e24bd000
                     sub sp, fp, #0
                                                                    8048:
                                                                           e24bd000
                                                                                      sub sp, fp, #0
                                 ; (ldr fp, [sp], #4)
   8020:
          e49db004
                     pop {fp}
                                                                    804c:
                                                                           e49db004
                                                                                      pop {fp}
                                                                                                  ; (ldr fp, [sp], #4)
                                                                    8050:
   8024: e12fff1e
                     bx lr
                                                                           e12fff1e
                                                                                      bx lr
                                                                    8054:
   8028:
          00010070
                     ⊾word
                            0x00010070
                                                                           00010070
                                                                                      .word 0x00010070
```

If interrupt happens at danger point, inc() will lose the result of dec(): it has copied a into register r3.

Why won't volatile solve this?

# Preemption and Safety

Very hard, many solutions, lots of bugs. You'll learn more in CS110/CS140.

#### Two simple answers

- I. use simple, safe data structures
  - write once, but not always possible
- 2. otherwise, temporarily disable interrupts
  - always works, but easy to forget

### Race condition demo

(code/race)

# Disabling Interrupts

```
main code
    interrupt
extern int a;

disable_interrupts();
    a = a - 1;
a = a + 1;
reenable_interrupts();
```

#### PS2 Driver Software Model

```
keyboard_read_event() {
  while (buffer empty) {}
  sc = read_scancode_from_buffer();
                                                tail
 buffer
                                       head
      interrupt {
        read_data_bit();
        if (code_complete) {
          buffer_add(scancode);
```

### Safe Ring Buffer

libpi/src/circular.c

```
has_elements() {
 return (tail != head);
remove() {
val = buffer[head];
head = (head + 1) % SIZE;
return val;
                                                       tail
    buffer
insert (x) {
                                             head
  next_tail = (tail + 1) % SIZE;
  if (next_tail == head) {return;} // Full
  tail = next_tail;
```

#### This Lecture

#### Writing the code that runs in interrupts

- Some assembly code due to processor state
- Interrupt table copied to 0x0 on boot

#### Setting up the CPU to issue interrupts

3 levels: cause, type, global

#### Writing code that can be safely interrupted

Race conditions though interrupt-safe ring buffer

# Summary

Interrupts allow external events to preempt what's executing and run code immediately

■ Needed for responsiveness, e.g., not missing PS/2 scan codes

Simple goal, but working correctly is very tricky!

Deals with many of the hardest issues in systems

Assignment 7: update keyboard to use interrupts

 Each clock edge is an interrupt; after II interrupts, push scan code into a ring buffer; keyboard driver pulls scan codes from ring buffer

# Keyboard with interrupts

(code/shell)