|
124 | 124 | type = "int";
|
125 | 125 | }
|
126 | 126 | }
|
127 |
| - element timer_0.s1 |
| 127 | + element pio_0.s1 |
128 | 128 | {
|
129 | 129 | datum baseAddress
|
130 | 130 | {
|
131 |
| - value = "36864"; |
| 131 | + value = "36928"; |
132 | 132 | type = "String";
|
133 | 133 | }
|
134 | 134 | }
|
135 |
| - element iq_corr_tx_phase_gain.s1 |
| 135 | + element pio_1.s1 |
136 | 136 | {
|
137 | 137 | datum baseAddress
|
138 | 138 | {
|
139 |
| - value = "37088"; |
| 139 | + value = "37072"; |
140 | 140 | type = "String";
|
141 | 141 | }
|
142 | 142 | }
|
|
148 | 148 | type = "String";
|
149 | 149 | }
|
150 | 150 | }
|
151 |
| - element iq_corr_rx_phase_gain.s1 |
| 151 | + element iq_corr_tx_phase_gain.s1 |
152 | 152 | {
|
153 | 153 | datum baseAddress
|
154 | 154 | {
|
155 |
| - value = "37104"; |
| 155 | + value = "37088"; |
156 | 156 | type = "String";
|
157 | 157 | }
|
158 | 158 | }
|
159 |
| - element pio_0.s1 |
| 159 | + element iq_corr_rx_phase_gain.s1 |
160 | 160 | {
|
161 | 161 | datum baseAddress
|
162 | 162 | {
|
163 |
| - value = "36928"; |
| 163 | + value = "37104"; |
164 | 164 | type = "String";
|
165 | 165 | }
|
166 | 166 | }
|
167 |
| - element pio_1.s1 |
| 167 | + element pio_2.s1 |
168 | 168 | {
|
169 | 169 | datum baseAddress
|
170 | 170 | {
|
171 |
| - value = "37072"; |
| 171 | + value = "37056"; |
172 | 172 | type = "String";
|
173 | 173 | }
|
174 | 174 | }
|
175 |
| - element pio_2.s1 |
| 175 | + element onchip_memory2_0.s1 |
176 | 176 | {
|
177 | 177 | datum baseAddress
|
178 | 178 | {
|
179 |
| - value = "37056"; |
| 179 | + value = "16384"; |
180 | 180 | type = "String";
|
181 | 181 | }
|
182 | 182 | }
|
183 |
| - element onchip_memory2_0.s1 |
| 183 | + element timer_0.s1 |
184 | 184 | {
|
185 | 185 | datum baseAddress
|
186 | 186 | {
|
187 |
| - value = "16384"; |
| 187 | + value = "36864"; |
188 | 188 | type = "String";
|
189 | 189 | }
|
190 | 190 | }
|
|
204 | 204 | type = "int";
|
205 | 205 | }
|
206 | 206 | }
|
207 |
| - element spi_0.spi_control_port |
| 207 | + element spi_1.spi_control_port |
208 | 208 | {
|
209 | 209 | datum baseAddress
|
210 | 210 | {
|
211 |
| - value = "37024"; |
| 211 | + value = "36960"; |
212 | 212 | type = "String";
|
213 | 213 | }
|
214 | 214 | }
|
215 |
| - element spi_1.spi_control_port |
| 215 | + element spi_0.spi_control_port |
216 | 216 | {
|
217 | 217 | datum baseAddress
|
218 | 218 | {
|
219 |
| - value = "36960"; |
| 219 | + value = "37024"; |
220 | 220 | type = "String";
|
221 | 221 | }
|
222 | 222 | }
|
|
443 | 443 | <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
|
444 | 444 | </module>
|
445 | 445 | <module kind="altera_avalon_spi" version="13.1" enabled="1" name="spi_0">
|
446 |
| - <parameter name="clockPhase" value="1" /> |
447 |
| - <parameter name="clockPolarity" value="1" /> |
| 446 | + <parameter name="clockPhase" value="0" /> |
| 447 | + <parameter name="clockPolarity" value="0" /> |
448 | 448 | <parameter name="dataWidth" value="8" />
|
449 | 449 | <parameter name="disableAvalonFlowControl" value="false" />
|
450 | 450 | <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
|
|
453 | 453 | <parameter name="masterSPI" value="true" />
|
454 | 454 | <parameter name="numberOfSlaves" value="1" />
|
455 | 455 | <parameter name="syncRegDepth" value="2" />
|
456 |
| - <parameter name="targetClockRate" value="20000000" /> |
457 |
| - <parameter name="targetSlaveSelectToSClkDelay" value="0.0" /> |
| 456 | + <parameter name="targetClockRate" value="40000000" /> |
| 457 | + <parameter name="targetSlaveSelectToSClkDelay" value="2.0" /> |
458 | 458 | <parameter name="avalonSpec" value="2.0" />
|
459 | 459 | <parameter name="inputClockRate" value="80000000" />
|
460 | 460 | </module>
|
|
0 commit comments