MIPS Architecture

Multiplication and division instructions, which run asynchronously from other instructions.
A pair of 32-bit registers, HI and LO , are provided.
The program counter has 32 bits.
The two low-order bits always contain zero. Why?
MIPS I instructions are 32 bits long and are aligned to their natural word boundaries.

- In mips each instr is 4 bytes(32 Bits). Program counter is always incremented by 4 every time
- Values must be fetched from memory before any (add, sub) instructions are carried out on them.

MIPS Architecture – Memory Organization

Viewed as a large single-dimension array with access by address □ A memory address is an index into the memory array ☐ Byte addressing means that the index points to a byte of memory, and that the unit of memory accessed by a load/store is a byte Bytes are load/store units, but most data items use larger words 8 bits of data ☐ For MIPS, a word is 32 bits or 4 bytes. 1 8 bits of data \square 2³² bytes with byte addresses from 0 to 2³²-1 8 bits of data 8 bits of data \square 2³⁰ words with byte addresses 0, 4, 8, ... 2³²-4 8 bits of data words are aligned 8 bits of data 8 bits of data □ what are the least 2 significant bits of a word address?

MIPS Architecture

- \$\square\$ specifies points to the area in memory that saves global variables.
- □ The space allocated on stack by a procedure is termed the activation record (includes saved values and data local to the procedure).
- □ Frame pointer points to the start of the record. \$gp
 □ Stack pointer points to the end.

 Dynamic data (heap)
 Static data (globals)
 Text (instructions)
- Variable addresses are specified relative to \$fp as \$sp may change during the execution of the procedure
- Dynamically allocated storage (with malloc()) is placed on the heap
 - Each Frame pointer is 64k
- Frame pointer is fixed. Stack pointer moves.
- stack pointer moves downwards/stack grows downwards.

Mips instruction format

Instructions of 3 types: R(register) I(Immediate), J(Jump)

Туре				Format		
R	opcode(6)	rs(5)	rt(5)	rd(5)	shamt(5)	funct
1	opcode(6)	rs(5)	rt(5)		immediate(16)	
J	opcode(6)				address(26)	

- opcode operation code
- rs register source
- rt register target
- rd register destination
- shamt shift amount
- funct function code

MIPS Instruction Format

☐ Instructions are divided into three types: R (Register), I (Immediate) and J (Jump). MSD

_	MP							
Туре	-31-	format (bits)			-0-		
R.	opcode (6)	rs <u>(5)</u>	rt (5)	rd (5)	shamt <u>(</u> 5)	funct (6)		
1 .	opcode (6)	rs (5)	rt (5)	immediate (16)				
J.	opcode (6)	address (26)						

☐ Instruction types based on operations: (i) arithmetic (ii) load/store (iii) control flow

MIPS Arithmetic Instructions (R-type)

- All MIPS arithmetic instructions have 3 operands. All R-type instruction have 000000 as the opcode.
- Operand order is fixed (e.g., destination first)
- Example:

C code:

compiler's job to associate variables with registers


- MIPS code:
- Operands must be in registers

	000000	10001	10010	01000	00000	100000
	op opcode –	rs first	rt second	rd register	shamt shift	funct
operation		Register source operand	register source operand	destin- ation operand		selects variant of operation


MIPS I-type Instructions

I-type opcode (6) srcReg0 (5) 'dst(5) immediate (16)

- ☐ I-type instructions have 3 operands, one of them being an immediate operand.
- ☐ E.g. Add immediate: addi \$17, \$2, 1. Load word: 1w \$17, 4(\$2)
- Operand order is same as the R-ytpe; except the first 16-bits being an immediate operand.



J-type Instructions



- ☐ To form the full 32-bit jump target:
 - Pad the end with two 0 bits (since instruction addresses must be 32-bit aligned)
 - Pad the beginning with the first four bits of the PC → ₩₩

How to convert 26 bit address to 32 bit address.

- place 2 00's in the LSB => 28 bits
- pad the beginning with the first four bits of program counter.

To load > 16 Bit values in immediate

Using larger immediate values

16 bit constant can be directly loaded into (32-bit) register.								
How to load 32 bits immediate operands into registers?								
Load upper immediate (lui) sets upper 16-bits of a constant in a register.								
The lower 16-bits are then loaded using OR-immediate (ori).								
The machine language version of lui \$t0, 255 # \$t0 is register 8:								
	001111	00000	01000		0000 0000 1111 1111			
Contents of register \$t0 after executing lui \$t0, 255:								
0000 0000 1111 1111					0000 0000 0000 0000			