# IIR IP

Kevin Bloom

Rev A

May 2, 2017

## **Contents**

1	Introduction	2
	1.1 Important Files	. 2
	1.2 Licensing	. 2
2	Single-Section	3
	2.1 Coefficients	. 3
	2.2 Benefits	. 4
3	BiQuad	6
	3.1 Coefficients	. 6
	3.2 Scaling	. 7
	3.3 Benefits	. 9
4	IIR IP	9
5	Zynq Communication	11
6	Example Outputs	11
7	Conclusion	12
A	Inside the IP	14
В	Communication Protocol	15
C	Examples	17

## 1 Introduction

When selecting this project, I was under the assumption that it would be fairly easy to complete; seeing as completing this task in software isn't a huge deal. To my surprise, this was far from true. The calculation for IIR is quite difficult to complete in hardware, as I will discuss in this report. I will be discussing the theory behind the IIR in hardware, the major issues that can occur, and how one could complete this task in the future.

#### 1.1 Important Files

Inside of this project, there are a few different files that are important. Firstly, my notebook. This file is entitled notebook.org and contains information on my process throughout the semester. You can open it with a text editor of choice, or you can view the exported notebook.html file. Please note that the HTML version doesn't contain all of the clock stamps. Inside of presentation/ is the presentation and its source. The source for this report can be found in report/. Inside of projects/ will be all of the different projects that I worked on. The important ones to note are: 2nd-order-single-section/, complex-iir/, and the-really-big-one/.

Just so that it's easier to find your way, I will do a quick description of each project. This will prevent you from having to search around. 2nd-order-single-section/ is a design that only uses a single section BiQuad. This was used to prove that there was something wrong with the BiQuad implementation of the IP. complex-iir/ contains a design that doesn't use the Zynq. It does everything in hardware. The current setup uses internally selected coefficients, opposed to the normally externally fed coefficients. Lastly, the-really-big-one/ is a design that uses pretty much everything. It is set up with 4 BiQuads cascaded serially and uses the dmux and mux IPs to make the design generic.

### 1.2 Licensing

The last thing that should be noted is that any code that was written by me, Kevin Bloom, is licensed under the GNU Lesser General Public License (LGPL) version 3 or above. A copy of

this license is found in the LICENSE file in the root directory of the project. This includes any IIR, FIR, mux, and demux VHDL files and any IIR communication C files. It is important that whomever is given the projects is also given the *same freedoms as me, Kevin Bloom*. Please make sure that this happens. Also, if someone is given this project *without those freedoms*, please my GitHub page to receive copies of my code *with those freedoms*.

## 2 Single-Section

This section I will discuss the problem related to using a single-section or standard form IIR in hardware. The term *single-section* is referring to the number of sections, or stages, needed to complete the calculation. In a single-section filter, there is only 1 section needed. This means that there is no need for cascading multiple stages together. You can convert your IIR filter to a single-section in MATLAB by selecting the Convert to Single Section under the Edit tab.

#### 2.1 Coefficients

As soon as you convert your filter to a single-section, you will immediately notice that there isn't a gain listed. This is most likely because the gain is incorporated into the coefficients already and is not something you should be concerned about. Another thing you may notice is that the number of coefficients in each pair (whether numerator or denominator) is probably larger than in the multi-section or *BiQuad* form. In a BiQuad form both coefficient arrays have 3 elements yet in the single-section they may have more. Take a look at the follow example in **Figure 1**:

Here, you will see that we have 5 coefficients in each array. This may not seem problematic and it really isn't. It would be fairly easy to design hardware that could take a varying number of coefficients. All you would need to do have a maximum number of coefficients set, then depending on the number passed in, you would clear the not-in-use registers to zero. In theory, this would work great. However, there is still a major issue with using single-section that doesn't have to do with number of coefficients. It has to do with the *size* of the coefficients.

```
Numerator:
0.067504806016373181
0.27001922406549272
0.40502883609823914
0.27001922406549272
0.067504806016373181
Denominator:
1
-0.39064145319446159
0.53430063715423204
-0.084233712203843125
0.020651424506043823
```

Figure 1:  $F_s = 48 \text{kHz}, F_c = 10.8 \text{kHz}$ 

Take a look at **Figure 2** and you will notice 2 interesting things: the numerator coefficients are quite small and the denominator coefficients are big.<sup>1</sup>

```
Numerator:
0.00041659920440659937
0.0016663968176263975
0.0024995952264395961
0.0016663968176263975
0.00041659920440659937
Denominator:
1
-3.1806385488747191
3.8611943489942142
-2.1121553551109691
0.43826514226197993
```

Figure 2:  $F_s = 100 \text{kHz}$ ,  $F_c = 5 \text{kHz}$ 

So, what's the big deal? Well, if you attempt to convert those numbers to fixed point uses our standard quantisation 1.15<sup>2</sup> you get overloaded values in the denominator and zeros in the numerator. That being said, we can generalize this problem by saying that the the numerator coefficients approach zero and the denominator coefficients approach infinity. Due to this problem, it is nearly impossible to create a generic IIR filter using the single-section method.<sup>3</sup>

#### 2.2 Benefits

Just because single-section isn't the best way to do things, it still have some benefits over the BiQuad method. Firstly, it is far simpler. You don't need to mess around with extra signals and

<sup>&</sup>lt;sup>1</sup>In perspective to the numerator coefficients

<sup>&</sup>lt;sup>2</sup>This is fancy for, 1 bit integer and 15 bits fractional. We could just as easily have said quantisation 2.14; 2 bits integer and 14 bits fractional.

<sup>&</sup>lt;sup>3</sup>Well, one that's worth a damn that is.

cascading. It makes the design, as a whole, much simpler. Secondly, it requires less hardware. This is a good thing, especially if you are on limited hardware such as the Lattice ICE family of FGPAs. If you have a specific application in which the cutoff isn't going to change and you can pick the sample frequency, this may be the better route. For this project, it is *not* sufficient, thus, we need to investigate another method.

## 3 BiQuad

BiQuads are simple 2nd order filters that can be cascaded together to complete larger order applications. The BiQuad solves the biggest problem found with the single-section design, namely coefficient size. Don't get too excited because it opens up a new can of worms. Granted, these problems are far easier to handle, thus, making the BiQuad a far better way to execute IIRs in hardware. Let's break down the BiQuad just as we did the single-section.

## 3.1 Coefficients

As mentioned, the BiQuad is a 2nd order filter when we look at it atomically. There 2nd order filters get cascaded together, whether in serial or parallel, to complete filters of higher order. That being said, the number of coefficients found in each stage remains the same. This is extremely beneficial in the generic case because we no longer have to modify the IP or internal design of the IIR to change the number of coefficients.<sup>4</sup> If we wish to increase the order of the system, we can simply add in the necessary stages. **Figure 3** is an example of a 4th order filter set of coefficients in BiQuad form.




Figure 3:  $F_s = 48$ kHz,  $F_c = 10.8$ kHz

<sup>&</sup>lt;sup>4</sup>Only if we went outside of out preset limits, obviously.

Quantisation 1.15							
Numerator:	Fixed Point:	Hex:					
1	32768	8000					
2	65536	10000					
1	32768	8000					
Denominator:							
1	32768	8000					
-0.262322431	-8596	FFFFFDE6C					
0.676883869	22180	56A4					

Figure 4: Overflowed Coefficients

So, there we have it. The solution to everything. Coefficients look fine, we are done, right? Wrong. These coefficients have 1 major flaw still: they overflow. The numerator coefficients overflow when using our standard quantisation 1.15, therefore, we need to *scale* these coefficients. Scaling will give us coefficients that we can easily convert to fixed point with no issues. Then all we much do is multiply by some gain at the end to get the proper outputs. If you don't believe me about them overflowing, look at **Figure 4**. In that figure we the coefficients, their fixed point value, and that value in hex. You will notice that 1 and 2 *both* overflow.<sup>5</sup>

#### 3.2 Scaling

Thanks to MATLAB, scaling is quite easy to do. All you must do is go into the Edit drop down menu, and select Reorder and Scale Second-Order Sections ... and you will see the dialog shown in **Figure 5**.

When you first open the window, the scale check box will be unchecked. Check it. You now have access to a few different scaling options. I recommend that you use the L2 method. This is because it seems to diminish the coefficients very well yet doesn't have a huge gain at the end. The gain seems to be close to 1 for the most part. This is nice because you don't have to worry about adding in gain multipliers, since they are a waste of hardware and time. I also recommend that you keep Maximum Numerator and Numerator Constraint at the default. Overflow Mode should be set to Saturate, Scale Value Constraint to

<sup>&</sup>lt;sup>5</sup>1 overflows because the sign bit is high, and 1 is not negative.

*Powers of Two*, and Max Scale Value to 16. Then apply the changes.

Once the changes have been applied, you should see something similar to **Figure 6**. Your numerator coefficients should smaller and your gains should have changed to some fraction of denominator that is a power of two.<sup>6</sup> In the figure, I show that the values do not overflow anymore. I also show the big gains at the end. As noted earlier, the L2 scaled coefficients are slightly larger and but have a smaller gain at the end. It's close enough to 1, so you could get away with ignoring it altogether.




Figure 5: Scaling Window

Scaled with I1			Scaled with L2		
Numerator:	Fixed Point:	Hex:	Numerator:	Fixed Point:	Hex:
0.380710926	12475	30BB	0.408937915	13400	3458
0.761421852	24950	6176	0.817875829	26800	68B0
0.380710926	12475	30BB	0.408937915	13400	3458
Denominator:			Denominator:		
1	32768	8000	1	32768	8000
-0.262322431	-8596	FFFFFFDE6C	-0.262322431	-8596	FFFFFFDE6C
0.676883869	22180	56A4	0.676883869	22180	56A4
Gain:	2.329372168		Gain:	1.212884367	

Figure 6: Scaled Coefficients

<sup>&</sup>lt;sup>6</sup>Sometimes they won't be exact.

#### 3.3 Benefits

As we already discussed, the BiQuad is much better than the single-section; but what are some of the major benefits to using it. Firstly, the size of the coefficients are controllable. This allows use to have the opportunity to run any filter we want. Secondly, BiQuads can be made generic. With a little added work, you can create a BiQuad design that is generic enough that you can change the order of the filter, without having to modify the number of stages. All you need is a demux at the end. This demux would select which output you wish to take from. For example, you have a design that has 4 stages (8th order) but you wish to implement a 6th order filter. You don't need to remove that last stage if you have a output selecting demux. You can give coefficients to the first 3 stages and then select the output to come from stage 3, and there you have it! This is extremely handy because it allows us to very easily change the order of the filter without having to mess around with much. I believe that these are the 2 biggest benefits to using the BiQuad method.

#### 4 IIR IP

Now that we have most of the major theory out of the way, we can start to discuss the actual IP. I'm just going to go right down the line on this one, skipping over the coefficients input process (see Zynq Communication for that). First and foremost, the IP's exterior layout is down in **Figure 7** below.




Figure 7: IIR IP in Block Format

Let me explain what each input is and its function. Starting at the top, i\_clk is the clock for the system. This is hooked directly to the either the sample clock or the end-of-conversion signal from the XADC. i\_coeff\_clk is the clock for shipping in the coefficients from the Zynq. i\_rstb is the rest for the IP; it is hooked to the system reset. coeff\_ready is the signal that tells the IP that the Zynq is ready to ship it new coefficients. Think of it as a start signal for the Zynq communication. i\_bcoeff and i\_acoeff are the coefficients input signals that are 16 bits width. These are hooked directly to the GPIO that controls that stage. i\_data is the data from the XADC. I use DRP, so this is taken from the do\_out signal of the XADC in DRP mode. i\_fdata is the feedback data. done is the done signal. This is used to start the DA2. Lastly, we have o\_data, which is the output data. Note that this is of width 31 bits. Due to Vivado limitations on IP creation, it wouldn't let me go past 100 in/out bits. I have exactly 100 with o\_data at 31 bits.

Let us now look inside the IP and see how it works. Due to the number of images, they were put into an appendix. Please see Appendix A: Inside the IP for the screenshots I refer to here. The first thing the IP does (besides getting coefficients) is inputting data. As seen in **Figure 8**, the feedforward and feedback data is pulled directly from the input signals and is anded with there respective internal array. This fancy operation found on lines 78 and 79 are the hardware engineer's quick and dirty way of shifting elements in an array. This pushes the data from indexes 0-2 to 1-3 then shoves the anded value into index 0. Keep in mind that both array are the *same size*. This is for symmetry in the design. Normally the feedback array would only need 3 values, however, this throws off the design's symmetry and makes it look bad.

The next 4 processes I will discuss in a single paragraph because they are all related very closely. They are found in **Figures 9 to 12**. These are the arithmetic processes; they do the actual IIR calculation. However, in hardware it is a good idea to follow the rules of *pipelining* when doing calculations. Pipelining allows for higher clock frequencies, reduces synthesis times, and increases throughput for the system. For those reasons, I pipelined the entire design. In **Figure 9**, you will see the multiplication. Notice that it's in a for loop and stores each multiplication into a new register in the respective array. Also note that on the final loop, when

k=2, the multiplication for the feedback will always be zero. In the next process, **Figure 10**, we start the additions. Notice that I must resize the registers before the addition. Both of the first stage addition arrays are 1 bit wider than the multiplication arrays. This will protect us against the overflow that may occur. The same thing is completed in the final addition stage, **Figure 11**. Finally, we subtract the feedforward data by the feedback data in **Figure 12**.

The final process in the design is the data output process found in **Figure 13**. This one simply sets the done signal high and outputs the data. Notice that I use cast the r\_final\_sum register into an std\_logic\_vector because all the arithmetic is done in *signed* and you cannot output a signed value.

## 5 Zynq Communication

The last piece of the puzzle is how the Zynq gets incorporated into the system. This is fairly simple because all it does is use GPIOs and a clock! Once again, due to the large number of images, they are found in Appendix B: Communication Protocol. In Figure 14, you will see how the GPIOs hook up in the block design. There isn't really anything special about this, so there isn't much to say. Next in the queue is Figure 15, which is the process within the IIR IP that handles the coefficient accepting. Notice that it uses the coeff\_ready signal to reset the coefficient registers and the looping variable. It then uses the rising edge of i\_coeff\_clk to say when to grab the next value. Lastly, Figure 16 shows the code from the Zynq which is very simple. The arrays, b\_coeff and a\_coeff, contain the coefficient that you wish to upload to the IP. Earlier in the program, the coeff\_ready signal was set high. Then, within this loop the i\_coeff\_clk signal is toggled and the GPIO values are changed. This is how simple the communication is.

## **6 Example Outputs**

Found in Appendix C: Examples will be some example outputs of the system discussed in this report. In **Figure 17**, you will see the attempt at a lowpass filter. First thing you'll probably notice is that the amplitude is off. We are about 30dB too low. Other than that, this filter

actually preforms as intended. It is dead at around 10kHz, which is what it should be. The next example isn't as good, as shown in **Figure 18**. This time the first thing that you will notice is that the passing section is very unstable. However, it does "pass" the correct frequencies. Although it isn't pretty, it still works to an extent. The final example, shown in **Figure 19**, is a complete mess. It is an attempt at a bandpass and, as you will see, isn't a very good one. It has a passing region but it's very unstable and isn't the correct frequency range. It's off by about 3kHz. In the end, these examples are not great but do so that the system *works* just very poorly.

#### 7 Conclusion

In the end, the project fell flat and didn't work as intended. This isn't, however, a bad thing. Along with the struggles of the project, I learn a lot about IIRs and hardware design in general. This information may be useful later in my career. There are many reasons as to why the project didn't work. Some of the problems may have been the following: Not multiplying by the gain, no FSM in the IP, and not accurate data/coefficient. Not multiplying by the gain could be the reason the amplitude was so low. However, I don't believe this is entirely what caused the problem due to the fact all the gains where close to 1 (somewhere between .8 and 1.3). Even if we multiplied by these gains, it would only vary the amplitude slightly. Not having a FSM in the IP could be one of the things that caused it's inconsistency. Without an FSM, we don't have a way to flow control the process. Instead, I rely on sensitivity lists to move to the next process. It would have probably been a better idea to use that, but with an FSM that would only allow certain things to happen once a blocker register was set or reset. Lastly, there is a surprising amount of inaccuracy in using 16 bit coefficients. Some of the more high quality designs I saw online used 32 bit coefficients. This may or may not have had something to do with the inconsistency of the output.

When it comes down to it, the IIR is not something that is favorable to do hardware. There are a lot of areas that can cause issues due to the complex nature of the calculation. Just the arithmetic itself is difficult in hardware because of overflowing and scaling. On top of

this, attempting to make it generic is something that seems reasonable but may not be easily completed. Because of all the issues and complexities of the IIR, I believe that this is an application for a microcontroller or processor. On those systems, we don't have *any* of these issues. We can use floats or doubles for all the data, eliminating all the overflow, scaling, and coefficients related problems. In conclusion, I believe that the IIR is *not* a good application for a FPGA but an application for a microcontroller instead.

#### A Inside the IP

```
70--- Data input ---
71
72  p_data_input : process (i_rstb,i_clk)
73  begin
74  if(i_rstb='l') then
75   p_data <= (others=>(others=>'0'));
76  p_fdata <= (others=>(others=>'0'));
77  elsif(rising_edge(i_clk)) then
78   p_data <= signed(i_data)&p_data(0 to p_data'length-2);
79   p_fdata <= signed(i_fdata)&p_fdata(0 to p_fdata'length-2);
80  end if;
81  end process p_data_input;</pre>
```

Figure 8: Data Input Process

Figure 9: Multiplication Process

Figure 10: First Addition Process

Figure 11: Second Addition Process

Figure 12: Feedfoward Feedback Subtraction Process

```
p_output : process (i_rstb,i_clk,r_final_sum)
131
     begin
132
133
        done
                  <= 'Θ':
        if(i rstb='l') then
134
          o data <= (others=>'0');
135
       done <= '0';
elsif(i_clk='1') then</pre>
136
137
                <= '1':
138
          o data <= std logic vector(r final sum(33 downto 3));</pre>
139
        end if;
141
     end process p output;
```

Figure 13: Data Output Process

#### **B** Communication Protocol




Figure 14: GPIO Hook Ups

```
_coeff_input : process (i_rstb, i_coeff_clk,coeff_ready)
54begin
       if(coeff ready='l') then
         r bcoeff
                       <= (others=>(others=>'0'));
         r acoeff
                       <= (others=>(others=>'0'));
         coeff loop
                       <= 0:
       elsif(rising edge(i coeff clk)) then
59
         if(coeff_loop /= 4) then
           r_bcoeff(coeff_loop) <= signed(i_bcoeff);
61
           r_acoeff(coeff_loop) <= signed(i_acoeff);
coeff_loop <= coeff_loop + 1;</pre>
62
         elsif(coeff loop = 4) then
64
           -- do nothing
         end if:
67
       end if:
68end process p coeff input;
```

Figure 15: Coefficient Input Process

```
102
          Stage 0 load*/
       for(i = 0; i < 3; i++){
103
104
         usleep(300);
         XGpio DiscreteWrite(&Gpio0, 1, 1); //coeff clk
105
         XGpio_DiscreteWrite(&Gpio1, B_CH, b_coeff[i]);
106
107
         XGpio_DiscreteWrite(&Gpiol, A_CH, a_coeff[i]);
108
         XGpio DiscreteWrite(&Gpio0, 1, 0);
109
110
```

Figure 16: Coefficient Output Loop

## **C** Examples




Figure 17: GPIO Hook Ups




Figure 18: Coefficient Input Process




Figure 19: Coefficient Output Loop