

Lab 8

Combinational Circuit

Digital System Fundamentals

Sorayut Glomglome

π

Objectives

- Construct combinational circuit using VHDL.
- Use 7 segment display on Basys 3.
- See example of behavioral coding style

Learning Outcome

- Construct priority encoder using VHDL.
- Use segment display on Basys 3.


1. VHDL Coding styles

VHDL Coding styles

- 1) Dataflow
- 2) Behavioral
- 3) Structural

Dataflow Coding Style of Half Adder

```
21 |
22 | library IEEE;
23 | use IEEE.STD_LOGIC_1164.ALL;
24 |
25 | entity half_adder is
26 |     Port ( a : in STD_LOGIC;
27 |           b : in STD_LOGIC;
28 |           sum : out STD_LOGIC;
29 |           carry : out STD_LOGIC);
30 | end half_adder;
31 |
32 | architecture dataflow of half_adder is
33 |
34 |     begin
35 |
36 |         sum <= a xor b;
37 |         carry <= a and b;
38 |
39 |     end dataflow;
40 |
```





Structural Coding Style of Half Adder

```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 entity xor_2 is
26     Port ( i1 : in STD_LOGIC;
27           i2 : in STD_LOGIC;
28           o1 : out STD_LOGIC);
29 end xor_2;
30
31 architecture dataflow of xor_2 is
32 begin
33     o1 <= i1 xor i2;
34 end dataflow;
```


```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 entity and_2 is
26     Port ( i1 : in STD_LOGIC;
27           i2 : in STD_LOGIC;
28           o1 : out STD_LOGIC);
29 end and_2;
30
31 architecture dataflow of and_2 is
32 begin
33     o1 <= i1 and i2;
34 end dataflow;
```

```
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.ALL;
27
28 entity half_adder is
29     Port ( a : in STD_LOGIC;
30           b : in STD_LOGIC;
31           sum : out STD_LOGIC;
32           carry : out STD_LOGIC);
33 end half_adder;
34
35 architecture structural of half_adder is
36
37     component xor_2 is
38         port ( i1 : in STD_LOGIC;
39               i2 : in STD_LOGIC;
40               o1 : out STD_LOGIC);
41     end component;
42
43     component and_2 is
44         port ( i1 : in STD_LOGIC;
45               i2 : in STD_LOGIC;
46               o1 : out STD_LOGIC);
47     end component;
48
49     begin
50
51         u1 : xor_2 port map (i1 => a, i2 => b, o1 => sum);
52         u2 : and_2 port map (i1 => a, i2 => b, o1 => carry);
53
54     end structural;
```




Behavioral Coding Style of Half Adder

```
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 entity half_adder is
26     Port ( a : in STD_LOGIC;
27           b : in STD_LOGIC;
28           sum : out STD_LOGIC;
29           carry : out STD_LOGIC);
30 end half_adder;
31
32 architecture behavioral of half_adder is
33
34     begin
35
36         ha : process (a, b)
37         begin
38             if a = '1' then
39                 sum <= not b;
40                 carry <= b;
41             else
42                 sum <= b;
43                 carry <= '0';
44             end if;
45         end process ha;
46
47     end behavioral;
```



<i>A</i>	<i>B</i>	<i>C_{out}</i>	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Three Coding Styles of Half Adder



```

21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 entity half_adder is
26     Port ( a : in STD_LOGIC;
27           b : in STD_LOGIC;
28           sum : out STD_LOGIC;
29           carry : out STD_LOGIC);
30 end half_adder;
31
32 architecture dataflow of half_adder is
33
34 begin
35
36     sum <= a xor b;
37     carry <= a and b;
38
39 end dataflow;
40


```



```

21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 entity half_adder is
26     Port ( a : in STD_LOGIC;
27           b : in STD_LOGIC;
28           sum : out STD_LOGIC;
29           carry : out STD_LOGIC);
30 end half_adder;
31
32 architecture behavioral of half_adder is
33
34 begin
35
36     ha : process (a, b)
37     begin
38         if a = '1' then
39             sum <= not b;
40             carry <= b;
41         else
42             sum <= b;
43             carry <= '0';
44         end if;
45     end process ha;
46
47 end behavioral;

```




```

21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.ALL;
27
28 entity half_adder is
29     Port ( a : in STD_LOGIC;
30           b : in STD_LOGIC;
31           sum : out STD_LOGIC;
32           carry : out STD_LOGIC);
33 end half_adder;
34
35 architecture structural of half_adder is
36
37     component xor_2 is
38         port ( i1 : in STD_LOGIC;
39               i2 : in STD_LOGIC;
40               o1 : out STD_LOGIC);
41     end component;
42
43     component and_2 is
44         port ( i1 : in STD_LOGIC;
45               i2 : in STD_LOGIC;
46               o1 : out STD_LOGIC);
47     end component;
48
49 begin
50
51     u1 : xor_2 port map (i1 => a, i2 => b, o1 => sum);
52     u2 : and_2 port map (i1 => a, i2 => b, o1 => carry);
53
54 end structural;
55

```

2. Priority Encoder

8-to-3 Priority Encoder | Boolean Expression



Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	x	0	0	1
0	0	0	0	0	1	x	x	0	1	0
0	0	0	0	1	x	x	x	0	1	1
0	0	0	1	x	x	x	x	1	0	0
0	0	1	x	x	x	x	x	1	0	1
0	1	x	x	x	x	x	x	1	1	0
1	x	x	x	x	x	x	x	1	1	1

X = don't care

Priority Encoder Output Expression

$$Q_0 = \sum(\bar{D}_6(\bar{D}_4\bar{D}_2D_1 + \bar{D}_4D_3 + D_5) + D_7)$$

$$Q_1 = \sum(\bar{D}_5\bar{D}_4(D_2 + D_3) + D_6 + D_7)$$

$$Q_2 = \sum(D_4 + D_5 + D_6 + D_7)$$

Output Q₀

$$Q_0 = \sum(1, 3, 5, 7)$$

$$Q_0 = \sum(\bar{D}_7\bar{D}_6\bar{D}_5\bar{D}_4\bar{D}_3\bar{D}_2D_1 + \bar{D}_7\bar{D}_6\bar{D}_5\bar{D}_4D_3 + \bar{D}_7\bar{D}_6D_5 + D_7)$$

$$Q_0 = \sum(\bar{D}_6\bar{D}_4\bar{D}_2D_1 + \bar{D}_6\bar{D}_4D_3 + \bar{D}_6D_5 + D_7)$$

$$Q_0 = \sum(\bar{D}_6(\bar{D}_4\bar{D}_2D_1 + \bar{D}_4D_3 + D_5) + D_7)$$

Output Q₁

$$Q_1 = \sum(2, 3, 6, 7)$$

$$Q_1 = \sum(\bar{D}_7\bar{D}_6\bar{D}_5\bar{D}_4\bar{D}_3D_2 + \bar{D}_7\bar{D}_6\bar{D}_5\bar{D}_4D_3 + \bar{D}_7D_6 + D_7)$$

$$Q_1 = \sum(\bar{D}_5\bar{D}_4D_2 + \bar{D}_5\bar{D}_4D_3 + D_6 + D_7)$$

$$Q_1 = \sum(\bar{D}_5\bar{D}_4(D_2 + D_3) + D_6 + D_7)$$


Output Q₂

$$Q_2 = \sum(4, 5, 6, 7)$$

$$Q_2 = \sum(\bar{D}_7\bar{D}_6\bar{D}_5D_4 + \bar{D}_7\bar{D}_6D_5 + \bar{D}_7D_6 + D_7)$$

$$Q_2 = \sum(D_4 + D_5 + D_6 + D_7)$$

Use **signal** as Temp



Priority Encoder Output Expression

$$Q_0 = \sum (\bar{D}_6 (\bar{D}_4 \bar{D}_2 D_1 + \bar{D}_4 D_3 + D_5) + D_7)$$

$$Q_1 = \sum (\bar{D}_5 \bar{D}_4 (D_2 + D_3) + D_6 + D_7)$$

$$Q_2 = \sum (D_4 + D_5 + D_6 + D_7)$$

```



21
22  library IEEE;
23  use IEEE.STD_LOGIC_1164.ALL;
24
25
26
27  entity encoder8to3 is
28      Port ( D : in STD_LOGIC_VECTOR (7 downto 0);
29            O : out STD_LOGIC_VECTOR (2 downto 0));
30  end encoder8to3;
31
32  architecture dataflow of encoder8to3 is
33
34      signal Db, min : STD_LOGIC_VECTOR (7 downto 0);
35      signal s0, s1, s2, s3, s4, s5, s6 : std_logic;
36
37      begin
38
39          Db <= not D;
40
41          s0 <= (Db(4) and Db(2)) and D(1);
42          s1 <= (Db(4) and D(3)) or D(5);
43          O(0) <= ((Db(6) and (s0 or s1))) or D(7);
44
45          s2 <= Db(5) and Db(4);
46          s3 <= D(2) or D(3);
47          s4 <= D(6) or D(7);
48          O(1) <= (s2 and s3) or s4;
49
50          s5 <= D(4) or D(5);
51          s6 <= D(6) or D(7);
52          O(2) <= s5 or s6;
53
54      end dataflow;
55
56

```

Checkpoint 1

Checkpoint 1



- Construct 8-to-3 priority encoder according to previous slides.
- Do the testbench with at least 11 input cases.
 - 8 input cases for each input switch.
 - 3 input cases with at least 2 activated input switches.
 - increase the duration of **wait for** statement to 50 ns.
- Test on Basys 3 using the following constraints.



Name	Direction	Board Part Pin	Board Part Interface	Interface	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std
D[7]	IN					W13	✓	14	LVC MOS33*
D[6]	IN					W14	✓	14	LVC MOS33*
D[5]	IN					V15	✓	14	LVC MOS33*
D[4]	IN					W15	✓	14	LVC MOS33*
D[3]	IN					W17	✓	14	LVC MOS33*
D[2]	IN					W16	✓	14	LVC MOS33*
D[1]	IN					V16	✓	14	LVC MOS33*
D[0]	IN					V17	✓	14	LVC MOS33*
O[2]	OUT					U19	✓	14	LVC MOS33*
O[1]	OUT					E19	✓	14	LVC MOS33*
O[0]	OUT					U16	✓	14	LVC MOS33*

3. Seven Segment Display on Basys 3



Common Anode 7Seg Used on Basys 3



[\[FPGA Tutorial\] Seven-Segment LED Display on Basys 3 FPGA - FPGA4student.com](#)



[VHDL code for Seven-Segment Display on Basys 3 FPGA - FPGA4student.com](#)

Constraints




To avoid the displaying discontinuity perceived by the human eye, the four seven-segment LEDs should be continuously refreshed at about 1KHz to 60Hz or it should be refreshed at every 1ms to 16ms.

Persistence of vision







Binary to 7 Segment | Truth Table


Hex Number	Common-Anode	CA	CB	CC	CD	CE	CF	CG	Cathode[6:0]
0	high	low	low	low	low	low	low	high	0000001
1	high	high	low	low	high	high	high	high	1001111
2	high	low	low	high	low	low	high	low	0010010
3	high	low	low	low	low	high	high	low	0000110
4	high	high	low	low	high	high	low	low	1001100
5	high	low	high	low	low	high	low	low	0100100
6	high	low	high	low	low	low	low	low	0100000
7	high	low	low	low	high	high	high	high	0001111
8	high	low	low	low	low	low	low	low	0000000
9	high	low	low	low	low	high	low	low	0000100
a	high	low	low	low	low	low	high	low	0000010
b	high	high	high	low	low	low	low	low	1100000
c	high	low	high	high	low	low	low	high	0110001
d	high	high	low	low	low	low	high	low	1000010
e	high	low	high	high	low	low	low	low	0110000
f	high	low	high	high	high	low	low	low	0111000



sseg_decoder | Entity



Behavioral Coding Style



Hex Number	Common-Anode	CA	CB	CC	CD	CE	CF	CG	Cathode[6:0]
0	high	low	low	low	low	low	low	high	0000001
1	high	high	low	low	high	high	high	high	1001111
2	high	low	low	high	low	low	high	low	0010010
3	high	low	low	low	low	high	high	low	0000110
4	high	high	low	low	high	high	low	low	1001100
5	high	low	high	low	low	high	low	low	0100100
6	high	low	high	low	low	low	low	low	0100000
7	high	low	low	low	high	high	high	high	0001111
8	high	low	low	low	low	low	low	low	0000000
9	high	low	low	low	low	high	low	low	0000100
a	high	low	low	low	low	low	high	low	0000010
b	high	high	high	low	low	low	low	low	1100000
c	high	low	high	high	low	low	low	high	0110001
d	high	high	low	low	low	low	high	low	1000010
e	high	low	high	high	low	low	low	low	0110000
f	high	low	high	high	high	low	low	low	0111000

```
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using...
33
34 entity sseg_decoder is
35     Port ( bin : in STD_LOGIC_VECTOR (3 downto 0);
36           sseg_sel : in STD_LOGIC_VECTOR (3 downto 0);
37           sseg : out STD_LOGIC_VECTOR (6 downto 0);
38           sseg_en : out STD_LOGIC_VECTOR (3 downto 0));
39 end sseg_decoder;
40
41 architecture Behavioral of sseg_decoder is
42
43 begin
44
45     sseg_en <= sseg_sel;
46
47     sseg_display : process (bin)
48
49     begin
50         case bin is
51             when "0000" => sseg <= "0000001"; -- "0"
52             when "0001" => sseg <= "1001111"; -- "1"
53             when "0010" => sseg <= "0010010"; -- "2"
54             when "0011" => sseg <= "0000110"; -- "3"
55             when "0100" => sseg <= "1001100"; -- "4"
56             when "0101" => sseg <= "0100100"; -- "5"
57             when "0110" => sseg <= "0100000"; -- "6"
58             when "0111" => sseg <= "0001111"; -- "7"
59             when "1000" => sseg <= "0000000"; -- "8"
60             when "1001" => sseg <= "0000100"; -- "9"
61             when "1010" => sseg <= "0000010"; -- a
62             when "1011" => sseg <= "1100000"; -- b
63             when "1100" => sseg <= "0110001"; -- c
64             when "1101" => sseg <= "1000010"; -- d
65             when "1110" => sseg <= "0110000"; -- e
66             when "1111" => sseg <= "0111000"; -- f
67         end case;
68     end process sseg_display;
69 end Behavioral;
```



Constraints

Name	Direction	Board Part Pin	Board Part Interface	Interface	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco
<input checked="" type="checkbox"/> bin[3]	IN					W17	✓	14	LVC MOS33*	3.300
<input checked="" type="checkbox"/> bin[2]	IN					W16	✓	14	LVC MOS33*	3.300
<input checked="" type="checkbox"/> bin[1]	IN					V16	✓	14	LVC MOS33*	3.300
<input checked="" type="checkbox"/> bin[0]	IN					V17	✓	14	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg[6]	OUT					W7	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg[5]	OUT					W6	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg[4]	OUT					U8	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg[3]	OUT					V8	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg[2]	OUT					U5	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg[1]	OUT					V5	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg[0]	OUT					U7	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_en[3]	OUT					W4	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_en[2]	OUT					V4	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_en[1]	OUT					U4	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_en[0]	OUT					U2	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_sel[3]	IN					R2	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_sel[2]	IN					T1	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_sel[1]	IN					U1	✓	34	LVC MOS33*	3.300
<input checked="" type="checkbox"/> sseg_sel[0]	IN					W2	✓	34	LVC MOS33*	3.300

The diagram shows a yellow block labeled **sseg_decoder**. It has four inputs on the left side: **bin** (4-bit), **sseg_sel** (4-bit), **sseg_en** (4-bit), and **sseg** (7-bit). It has two outputs on the right side: **sseg** (7-bit) and **sseg_en** (4-bit). Blue arrows with numbers indicate the bit widths of the signals.

Testing

- Create **bin-to-seg** project using code from previous slides.
- Config constraints.
- Generate .bit file and Program Device.
- Test input signal : **bin** and **sseg_sel**.





sseg_sel

bin




Checkpoint 2

Combination1 | Entity

- **Combination1** circuit combines 8-to-3 priority encoder and seven segment decoder into one circuit.
- Simplified version from Lab 5 with active high inputs.
- 7 Segment and 4 LEDs will show the result according to active input switches (**D** & **sseg_sel**).



Constraints



Checkpoint 2

- Construct **combination1** circuit.
- Config constraints.
- Generate .bit file and Program Device.
- Test on Basys 3.

THANK YOU