Lab 8 Combinational Circuit

Digital System Fundamentals

Sorayut Glomglome

Objectives

- Contruct combinational circuit using VHDL.
- •Use 7 segment display on Basys 3.
- See example of behavioral coding style

Leaning Outcome

- Construct priority encoder using VHDL.
- •Use segment display on Basys 3.


1. VHDL Coding styles

VHDL Coding styles

- 1) Dataflow
- 2) Behavioral
- 3) Structural


Dataflow Coding Style of Half Adder


```
21
   library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
24
25 \stackrel{.}{\ominus} entity half adder is
          Port ( a : in STD_LOGIC;
27
                  b : in STD LOGIC;
28
                  sum : out STD LOGIC;
                  carry : out STD LOGIC);
30 \( \head \) end half adder;
31
32 \ominus architecture dataflow of half adder is
33
34
   | begin
35
36
          sum <= a xor b;</pre>
37
          carry <= a and b;
38
39 \(\hat{\rightarrow}\) end dataflow;
40 ¦
```



Structural Coding Style of Half Adder


```
22 library IEEE;
                                                     23 | use IEEE.STD LOGIC 1164.ALL;
                                                     24
                                                     33
                                                     34 | library IEEE;
                                                          use IEEE.STD LOGIC 1164.ALL;
                                                     36
                                                     37 🖯 entity half_adder is
                                                               Port ( a : in STD LOGIC;
22 | library IEEE;
                                                                      b : in STD LOGIC;
23 | use IEEE.STD LOGIC 1164.ALL;
                                                     40
                                                                       sum : out STD LOGIC;
                                                                       carry : out STD LOGIC);
34 🖯 entity xor 2 is
                                                      42 合 end half adder;
      Port ( i1 : in STD LOGIC;
            i2 : in STD_LOGIC;
            o1 : out STD LOGIC);
                                                      44 \bigcirc architecture structural of half adder is
38 ← end xor 2;
                                                     45
40 architecture dataflow of xor 2 is
                                                     46 🖨
                                                               component xor 2 is
                                                      47 :
                                                                   port ( il : in STD LOGIC;
42 | begin
                                                      48
                                                                            i2 : in STD LOGIC;
44
      o1 <= i1 xor i2;
                                                     49 !
                                                                            ol : out STD LOGIC);
                                                               end component;
46 end dataflow;
                                                      51
22 | library IEEE;
                                                               component and 2 is
23 use IEEE.STD LOGIC 1164.ALL;
                                                     53 ¦
                                                                   port ( il : in STD LOGIC;
                                                      54
                                                                            i2 : in STD LOGIC;
34 \ominus entity and 2 is
                                                                            o1 : out STD LOGIC);
      Port ( il : in STD LOGIC;
                                                     56 🖨
            i2 : in STD LOGIC;
                                                               end component;
            o1 : out STD LOGIC);
                                                     57
38 🖨 end and 2;
                                                      58 ¦
                                                          begin
40 architecture dataflow of and 2 is
                                                     59
                                                     60
                                                               u1 : xor 2 port map (i1 => a, i2 => b, o1 => sum);
42 | begin
                                                     61
                                                               u2 : and 2 port map (i1 => a, i2 => b, o1 => carry);
43
44
       o1 <= i1 and i2;
                                                     62
45
                                                     66
46 end dataflow;
                                                      67 end structural;
```






Behavioral Coding Style of Half Adder

```
21
    library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
24
25 \ominus entity half adder is
26
         Port ( a : in STD LOGIC;
27
                 b : in STD LOGIC;
28
                 sum : out STD LOGIC;
29
                 carry : out STD LOGIC);
30 end half adder;
31
32 🖯 architecture behavioral of half adder is
33
34 | begin
35
36 🖨
         ha: process (a, b)
37 ¦
         begin
38 🖨
              if a = '1' then
39 !
                  sum <= not b;</pre>
40
                  carry <= b;
41
              else
42
                  sum <= b;
43
                  carry <= '0';
44 🖨
              end if;
45 🖨
         end process ha;
46
47 \stackrel{\triangle}{=} end behavioral;
```




A	В	Cout	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Three Coding Styles of Half Adder



```
library IEEE;
      use IEEE.STD LOGIC 1164.ALL;
24
25 \stackrel{.}{\ominus} entity half adder is
26
          Port ( a : in STD LOGIC;
27
                   b : in STD LOGIC;
28
                   sum : out STD LOGIC;
29
                   carry : out STD LOGIC);
30 \stackrel{\triangle}{=} end half adder;
31 !
32 🖯 architecture dataflow of half adder is
33
34 ¦ begin
35
36
          sum <= a xor b;
          carry <= a and b;
37 !
38 ¦
39 \stackrel{\frown}{=} end dataflow;
40
```




```
22 | library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
24
25 \stackrel{.}{\ominus} entity half adder is
         Port ( a : in STD LOGIC;
                 b : in STD LOGIC;
                  sum : out STD LOGIC;
                 carry : out STD LOGIC);
30 \( \head \) end half adder;
32 architecture behavioral of half adder is
33
34 ¦
     begin
35
36 🖨
         ha: process (a, b)
37
              if a = '1' then
38 🖨
39
                   sum <= not b;
40
                   carry <= b;
41
42
                   sum <= b;
43
                   carry <= '0';
44 🖒
              end if:
45 🖨
         end process ha;
47 \(\hat{\text{\text{-}}}\) end behavioral;
```



```
22 | library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
34 | library IEEE;
35 use IEEE.STD LOGIC 1164.ALL;
37 b entity half adder is
        Port (a : in STD LOGIC;
               b : in STD LOGIC;
               sum : out STD LOGIC;
               carry : out STD LOGIC);
42 🛆 end half adder;
44 🖯 architecture structural of half adder is
        component xor 2 is
            port ( i1 : in STD LOGIC;
                    i2 : in STD LOGIC;
                    ol : out STD LOGIC);
        end component;
        component and 2 is
            port ( il : in STD LOGIC;
                    i2 : in STD LOGIC;
                    o1 : out STD LOGIC);
        u1 : xor 2 port map (i1 => a, i2 => b, o1 => sum);
        u2 : and 2 port map (i1 => a, i2 => b, o1 => carry);
67 end structural;
```

2. Priority Encoder

8-to-3 Priority Encoder | Boolean Expression



		0	utpu	ıts						
D_7	D_6	Q_2	Q ₁	Q_0						
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	х	0	0	1
0	0	0	0	0	1	х	х	0	1	0
0	0	0	0	1	х	х	х	0	1	1
0	0	0	1	х	х	х	х	1	0	0
0	0	1	х	х	x	х	х	1	0	1
0	1	х	х	х	x	х	x	1	1	0
1	x	x	x	x	x	х	x	1	1	1

X -dont care

Priority Encoder Output Expression $Q_0 = \sum \left(\overline{D}_6 \left(\overline{D}_4 \overline{D}_2 D_1 + \overline{D}_4 D_3 + D_5 \right) + D_7 \right)$ $Q_1 = \sum \left(\overline{D}_5 \overline{D}_4 \left(D_2 + D_3 \right) + D_6 + D_7 \right)$ $Q_2 = \sum \left(D_4 + D_5 + D_6 + D_7 \right)$

```
Output Q<sub>0</sub>
 Q_0 = \sum (1, 3, 5, 7)
 Q_0 = \sum (\overline{D}_7 \overline{D}_6 \overline{D}_5 \overline{D}_4 \overline{D}_3 \overline{D}_2 D_1 + \overline{D}_7 \overline{D}_6 \overline{D}_5 \overline{D}_4 D_3 + \overline{D}_7 \overline{D}_6 D_5 + D_7)
 Q_{\,0} \,=\, \textstyle \sum \! \left(\, \overline{D}_{\,6} \, \overline{D}_{\,4} \, \overline{D}_{\,2} \, D_{\,1} \, + \, \overline{D}_{\,6} \, \overline{D}_{\,4} \, D_{\,3} \, + \, \overline{D}_{\,6} \, D_{\,5} \, + \, D_{\,7} \, \right)
 Q_0 = \sum \left( \overline{D}_6 \left( \overline{D}_4 \overline{D}_2 D_1 + \overline{D}_4 D_3 + D_5 \right) + D_7 \right)
Output Q<sub>1</sub>
 Q_1 = \sum (2, 3, 6, 7)
 Q_1 \; = \; \textstyle \sum \Bigl(\; \overline{D}_7 \, \overline{D}_6 \, \overline{D}_5 \, \overline{D}_4 \, \overline{D}_3 \, D_2 \, + \, \overline{D}_7 \, \overline{D}_6 \, \overline{D}_5 \, \overline{D}_4 \, D_3 \, + \, \overline{D}_7 \, D_6 \, + \, D_7 \, \Bigr)
 Q_1 = \sum (\overline{D}_5 \overline{D}_4 D_2 + \overline{D}_5 \overline{D}_4 D_3 + D_6 + D_7)
 Q_1 = \sum (\overline{D}_5 \overline{D}_4 (D_2 + D_3) + D_6 + D_7)
Output Q<sub>2</sub>
 Q_2 = \sum (4, 5, 6, 7)
 Q_2 = \sum (\bar{D}_7 \bar{D}_6 \bar{D}_5 D_4 + \bar{D}_7 \bar{D}_6 D_5 + \bar{D}_7 D_6 + D_7)
 Q_2 = \sum (D_4 + D_5 + D_6 + D_7)
```

Use signal as Temp



Priority Encoder Output Expression

$$Q_{0} = \sum (\overline{D}_{6}(\overline{D}_{4}\overline{D}_{2}D_{1} + \overline{D}_{4}D_{3} + D_{5}) + D_{7})$$

$$Q_{1} = \sum (\overline{D}_{5}\overline{D}_{4}(D_{2} + D_{3}) + D_{6} + D_{7})$$


$$Q_{2} = \sum (D_{4} + D_{5} + D_{6} + D_{7})$$


```
22 library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
24
33 ¦
34 \ominus entity encoder8to3 is
          Port ( D : in STD LOGIC VECTOR (7 downto 0);
36 ¦
                  0 : out STD_LOGIC_VECTOR (2 downto 0));
37 end encoder8to3;
39 architecture dataflow of encoder8to3 is
     signal Db, min : STD_LOGIC_VECTOR (7 downto 0);
     signal s0, s1, s2, s3, s4, s5, s6 : std logic;
43
44
     begin
46 '
                <= not D;
              \leftarrow (Db(4) and Db(2)) and D(1);
          s1 <= (Db(4) \text{ and } D(3)) \text{ or } D(5);
50
          O(0) \le ((Db(6) \text{ and } (s0 \text{ or } s1))) \text{ or } D(7);
          s2 \ll Db(5) and Db(4);
53 ¦
          s3 \ll D(2) \text{ or } D(3);
54
          s4 \ll D(6) \text{ or } D(7);
          O(1) \le (s2 \text{ and } s3) \text{ or } s4;
               \neq D(4) or D(5);
          s6 \ll D(6) \text{ or } D(7);
          O(2) \le s5 \text{ or } s6;
60 '
61 \(\hat{\rightarrow}\) end dataflow;
62 :
```

Checkpoint 1

Checkpoint 1

- Construct 8-to-3 priority encoder according to previous slides.
- Do the testbench with at least 11 input cases.
 - 8 input cases for each input switch.
 - 3 input cases with at least 2 activated input switches.
 - increase the duration of wait for statement to 50 ns.
- Test on Basys 3 using the following constraints.







Name	Direction	Board Part Pin	Board Part Interface	Interface	Neg Diff Pair	Package Pin	F	Fixed	Bank	I/O Std	
▶ D[7]	IN					W13	~	~	14	LVCMOS33*	-
▶ D[6]	IN					W14	~	~	14	LVCMOS33*	-
▶ D[5]	IN					V15	~	~	14	LVCMOS33*	-
▶ D[4]	IN					W15	~	~	14	LVCMOS33*	-
▶ D[3]	IN					W17	~	~	14	LVCMOS33*	
▶ D[2]	IN					W16	~	~	14	LVCMOS33*	•
▶ D[1]	IN					V16	~	~	14	LVCMOS33*	•
▶ D[0]	IN					V17	~	~	14	LVCMOS33*	•
⊘ O[2]	OUT					U19	~	~	14	LVCMOS33*	•
⊘ O[1]	OUT					E19	~	~	14	LVCMOS33*	
⊘ O[0]	OUT					U16	~	~	14	LVCMOS33*	•

3. Seven Segment Display on Basys 3

Common Anode 7Seg Used on Basys 3






[FPGA Tutorial] Seven-Segment LED Display on Basys 3 FPGA - FPGA4student.com


VHDL code for Seven-Segment Display on Basys 3 FPGA - FPGA4student.com

Constraints






To avoid the displaying discontinuity perceived by the human eye, the four seven-segment LEDs should be continuously refreshed at about 1KHz to 60Hz or it should be refreshed at every 1ms to 16ms.




Binary to 7 Segment | Truth Table


Hex	Common- Anode	CA	СВ	СС	CD	CE	CF	CG	Cathode[6:0]
Number	Alloue			ja4s	outriouc[o.o]				
0	high	low	low	low	low	low	low	high	0000001
1	high	high	low	low	high	high	high	high	1001111
2	high	low	low	high	low	low	high	low	0010010
3	high	low	low	low	low	high	high	low	0000110
4	high	high	low	low	high	high	low	low	1001100
5	high	low	high	low	low	high	low	low	0100100
6	high	low	high	low	low	low	low	low	0100000
7	high	low	low	low	high	high	high	high	0001111
8	high	low	low	low	low	low	low	low	0000000
9	high	low	low	low	low	high	low	low	0000100
a	high	low	low	low	low	low	high	low	0000010
b	high	high	high	low	low	low	low	low	1100000
С	high	low	high	high	low	low	low	high	0110001
d	high	high	low	low	low	low	high	low	1000010
е	high	low	high	high	low	low	low	low	0110000
f	high	low	high	high	high	low	low	low	0111000




sseg_decoder | Entity











Behavioral Coding Style



Hex	Common- Anode	CA	СВ	СС	CD	CE	CF	CG	Cathode[6:0]	
Number	Anode	fpga4student.con						-	- Innouction	
0	high	low	low	low	low	low	low	high	0000001	
1	high	high	low	low	high	high	high	high	1001111	
2	high	low	low	high	low	low	high	low	0010010	
3	high	low	low	low	low	high	high	low	0000110	
4	high	high	low	low	high	high	low	low	1001100	
5	high	low	high	low	low	high	low	low	0100100	
6	high	low	high	low	low	low	low	low	0100000	
7	high	low	low	low	high	high	high	high	0001111	
8	high	low	low	low	low	low	low	low	0000000	
9	high	low	low	low	low	high	low	low	0000100	
a	high	low	low	low	low	low	high	low	0000010	
b	high	high	high	low	low	low	low	low	1100000	
С	high	low	high	high	low	low	low	high	0110001	
d	high	high	low	low	low	low	high	low	1000010	
e	high	low	high	high	low	low	low	low	0110000	
f	high	low	high	high	high	low	low	low	0111000	

```
22 | library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
25 ± -- Uncomment the following library declaration if using...
34 \ominus entity sseg decoder is
         Port (bin : in STD LOGIC VECTOR (3 downto 0);
35
36
                 sseg sel : in STD LOGIC VECTOR (3 downto 0);
37
                 sseg : out STD LOGIC VECTOR (6 downto 0);
                 sseg en : out STD LOGIC VECTOR (3 downto 0));
39 \(\hat{\rightarrow}\) end sseq decoder;
40 i
41 □ architecture Behavioral of sseq decoder is
42 ¦
43 | begin
44
         sseq en <= sseq sel;
46
47 ⊝
         sseq display: process (bin)
48
49
         begin
50 🖨
             case bin is
52 ¦
                  when "0000" => sseq <= "0000001"; -- "0"
53
                  when "0001" => sseq <= "1001111"; -- "1"
54
                  when "0010" => sseq <= "0010010"; -- "2"
                       "0011" => sseq <= "0000110"; -- "3"
                  when "0100" \Rightarrow sseq \Leftarrow "1001100"; -- "4"
                  when "0101" \Rightarrow sseq \Leftarrow "0100100"; -- "5"
58
                  when "0110" => sseq <= "0100000"; -- "6"
                  when "0111" => sseq <= "0001111"; -- "7"
59
60
                       "1000" => sseq <= "0000000"; -- "8"
                  when "1001" => sseq <= "0000100"; -- "9"
61
62
                  when "1010" \Rightarrow sseq \Leftarrow "0000010"; -- a
63
                  when "1011" => sseq <= "1100000"; -- b
64
                  when "1100" => sseq <= "0110001"; -- C
65
                  when "1101" \Rightarrow sseq \Leftarrow "1000010"; --d
66
                  when "1110" \Rightarrow sseq \Leftarrow "0110000"; -- E
67
                  when "1111" => sseq <= "0111000"; -- F
68 🖨
             end case;
         end process sseg display;
70 \( \ho \) end Behavioral;
```


Constraints



Testing

- Create bin-to-seg project using code from previous slides.
- Config constraints.
- Generate .bit file and Program Device.
- Test input signal: bin and sseg sel.







bin

Checkpoint 2


Combination1 | Entity


- Combination1 circuit
 combines 8-to-3 priority
 encoder and seven segment
 decoder into one circuit.
- Simplifiled version from Lab 5 with active high inputs.
- 7 Segment and 4 LEDs will show the result according to active input switches (D & sseg_sel).






Constraints







Checkpoint 2

- Construct combination1 circuit.
- Config constraints.
- •Generate .bit file and Program Device.
- •Test on Basys 3.

###