Lab 6 Getting started with Vivado & VHDL

Digital System Fundamentals


Sorayut Glomglome

1. Getting Started

 π


Basys 3 | FPGA Board

Basys 3 - Digilent Reference





π


Process Flow



User Interface







Half Adder | Block Diagram





Half Adder | VHDL


```
library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
35
36  entity ha is
          Port ( a : in STD LOGIC;
                  b : in STD_LOGIC;
                  sum : out STD LOGIC;
39
                  carry : out STD LOGIC);
40
41 \stackrel{\triangle}{\ominus} end ha;
42 !
43 🖯 architecture Behavioral of ha is
44
45 ¦
     begin
46
          sum <= a xor b;
48
          carry <= a and b;</pre>
49
50
51 \stackrel{\triangle}{=} end Behavioral;
```




Schematic








Half Adder | Testbench



Half Adder | Testbench VHDL


```
21
    library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
24
                                                                                          entity
33
                                                                                      half adder tb
    entity ha tb is
    -- Port ();
                                                          a tb
                                                                                                                              sum_tb
    end ha tb;
                                                                                                       sum
                                                                                        component
    architecture Behavioral of ha tb is
                                                                                       half adder
                                                          b_tb
39
                                                                                                                             carry_tb
                                                                                                      carry
    component ha is port(
        a : in STD LOGIC;
       b : in STD LOGIC;
        sum : out STD LOGIC;
        carry : out STD LOGIC);
    end component;
    signal a_tb, b_tb, sum_tb, carry_tb : std_logic; + internal signal
48
49 ! begin
50
51
        uut : ha port map (a => a tb,
52 !
                          b \Rightarrow b tb
                          sum => sum tb,
                          carry => carry tb);
54
55 !
       a_tb <= '0', '1' after 40 ns; o for 40 ns, then switch for logic 1
56
        b tb <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns;
58
    end Behavioral;
60
```

Half Adder | Simulation Waveform



 π

Half Adder | Add Constraints



```
1 : ## Switches
2 | set property -dict { PACKAGE PIN V17
                                        IOSTANDARD LVCMOS33 } [get ports a]
3 | set property -dict { PACKAGE PIN V16
                                        IOSTANDARD LVCMOS33 } [get ports b]
4 ! #set property -dict { PACKAGE PIN W16
                                         IOSTANDARD LVCMOS33 } [get ports {sw[2]}]
IOSTANDARD LVCMOS33 } [get ports {sw[3]}]
6 #set property -dict { PACKAGE PIN W15
                                         IOSTANDARD LVCMOS33 } [get ports {sw[4]}]
7 ! #set property -dict { PACKAGE PIN V15
                                         IOSTANDARD LVCMOS33 } [get ports {sw[5]}]
8 | #set property -dict { PACKAGE PIN W14
                                         IOSTANDARD LVCMOS33 } [get ports {sw[6]}]
9  #set property -dict { PACKAGE PIN W13
                                         IOSTANDARD LVCMOS33 } [get ports {sw[7]}]
10 | #set property -dict { PACKAGE PIN V2
                                          IOSTANDARD LVCMOS33 } [get ports {sw[8]}]
11 | #set property -dict { PACKAGE PIN T3
                                         IOSTANDARD LVCMOS33 } [get ports {sw[9]}]
12 | #set property -dict { PACKAGE PIN T2
                                          IOSTANDARD LVCMOS33 } [get ports {sw[10]}]
13 ! #set property -dict { PACKAGE PIN R3
                                         IOSTANDARD LVCMOS33 } [get ports {sw[11]}]
IOSTANDARD LVCMOS33 } [get ports {sw[12]}]
IOSTANDARD LVCMOS33 } [get ports {sw[13]}]
16 | #set property -dict { PACKAGE PIN T1
                                         IOSTANDARD LVCMOS33 } [get ports {sw[14]}]
17 : #set property -dict { PACKAGE PIN R2
                                         IOSTANDARD LVCMOS33 } [get ports {sw[15]}]
18
19
20 | ## LEDs
    set property -dict { PACKAGE PIN U16
                                        IOSTANDARD LVCMOS33 } [get ports sum]
    set property -dict { PACKAGE PIN E19
                                        IOSTANDARD LVCMOS33 } [get ports carry]
23 #set property -dict { PACKAGE PIN U19
                                         IOSTANDARD LVCMOS33 } [get ports {led[2]}]
24 ! #set property -dict { PACKAGE PIN V19
                                          IOSTANDARD LVCMOS33 } [get ports {led[3]}]
25 | #set property -dict { PACKAGE PIN W18
                                         IOSTANDARD LVCMOS33 } [get ports {led[4]}]
26 : #set property -dict { PACKAGE PIN U15
                                         IOSTANDARD LVCMOS33 } [get ports {led[5]}]
    #set property -dict { PACKAGE PIN U14
                                         IOSTANDARD LVCMOS33 } [get ports {led[6]}]
28 | #set property -dict { PACKAGE PIN V14
                                         IOSTANDARD LVCMOS33 } [get ports {led[7]}]
29 | #set property -dict { PACKAGE PIN V13
                                         IOSTANDARD LVCMOS33 } [get ports {led[8]}]
30 | #set property -dict { PACKAGE PIN V3
                                          IOSTANDARD LVCMOS33 } [get ports {led[9]}]
31 | #set property -dict { PACKAGE PIN W3
                                         IOSTANDARD LVCMOS33 } [get ports {led[10]}]
32 | #set property -dict { PACKAGE PIN U3
                                         IOSTANDARD LVCMOS33 } [get ports {led[11]}]
33 | #set property -dict { PACKAGE PIN P3
                                         IOSTANDARD LVCMOS33 } [get ports {led[12]}]
34 | #set property -dict { PACKAGE PIN N3
                                         IOSTANDARD LVCMOS33 } [get ports {led[13]}]
IOSTANDARD LVCMOS33 } [get ports {led[14]}]
36 | #set property -dict { PACKAGE PIN L1
                                          IOSTANDARD LVCMOS33 } [get ports {led[15]}]
```

Reference


- 1. <u>Step-by-step guide on how to design and implement a Half Adder using Testbench code</u> with Xilinx Vivado design tool using VHDL. | by Radha Kulkarni | Medium
- 2. <u>VHDL code for half adder & full adder using dataflow method full code & explanation (technobyte.org)</u>
- 3. <u>Vivado Tutorial | Implementing Half Adder | VHDL Coding | Simulation | #FPGA #VLSI #VHDL (youtube.com)</u>
- 4. <u>electronics blog: VHDL half adder code test in circuit and test bench xilinx spartan 3</u> <u>development board (quitoart.blogspot.com)</u>
- 5. <u>digilent-xdc/Basys-3-Master.xdc at master · Digilent/digilent-xdc · GitHub</u>
- 6. <u>Basys 3 Digilent Reference</u>
- 7. VHDL Tutorial: Learn by Example (ucr.edu)

2. Experiment

Implement full adder using VHDL & Vivado


2.1 Checkpoint 1

Full Adder | Process Flow



Full Adder | Block Diagram & Constraints





Port	I/O Type	Label	Pin
а	switch	SW0	V17
b	switch	SW1	V16
cin	switch	SW2	W16
sum	LED	LD0	U16
cout	LED	LD1	E19

##