Lab 9 Flip-flops and Counters

Digital System Fundamentals

Sorayut Glomglome

Objectives

- Contruct D-FF and JK-FF using VHDL.
- Construct a counter from flip-flops.
- Display counter output via 7 segment.

 π


Leaning Outcome

- Construct a counter from given flip-flops.
- Display counter output using 7seg on Basys3.

1. Flip-flops


D Flip-flop with active high reset

```
Library IEEE;
    USE IEEE.Std logic 1164.all;
4
    -- Positive edge-triggered D flip flop with active-high asynchronous reset
6  entity D FF is
       port (
          Q : out std logic;
          clk : in std logic;
       reset : in std logic;
          D : in std logic
11 ;
       );
13 \bigcirc end D FF;
14
15 parchitecture behavioral of D FF is
16 | begin
17 :
18 🖨
        process(clk, reset)
19 ¦
        begin
20 🖨
            if(reset = '1') then
                Q <= '0';
            elsif(rising edge(clk)) then
23
                Q <= D;
24 🖨
            end if;
25 🖨
        end process;
26
27 A end behavioral;
28 ¦
```



JK Flip-flop with active-high reset

```
23 | library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
25
36
37 | entity JK FF is
38
      port (clk, J, K, reset : in std logic;
39
             Q : out std logic);
40
41 end JK FF;
42
    architecture behavioral of JK FF is
44
45
         signal next state : std logic := '0';
46
47
         begin
48
49
             Q <= next state;
50
51
             JKFF : process(clk, reset) is
52
             begin
53
54
                 if(reset = '1') then
55
                     next state <= '0';</pre>
56
                 --elsif (falling edge(clk)) then
57
                 elsif (rising_edge(clk)) then
58
                     if (J = '1') and K = '1') then
59
                         next state <= not next state;</pre>
60
                     elsif (J = '1') then
61
                         next state <= '1';</pre>
                     elsif(K = '1') then
63
                         next state <= '0';</pre>
64
                     end if;
65
                 end if;
66
             end process JKFF;
67
68 | end behavioral;
```



2. Clock Divider

Clock Divider

- Basys3 has 100 MHz clock on pin
 W5.
- Use counter to divide clock frequecy.
- Count 100,000 values
 - 1 **→** 100,000 **→** 1
 - 0 **→** 99,999 **→** 0
- 100 MHz $/ 10^5 = 1 \text{ KHz}$
- 1 KHz → 1 ms period

```
23 library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.numeric std.ALL;
26
27
    entity Clock Divider is
        port (clk, reset : in std logic;
29
                           : out std logic);
                clk out
    end Clock Divider;
31
    architecture behavioral of Clock Divider is
33
34
         signal count
                         : integer := 0;
         signal tmp
                         : std logic := '0';
36
         begin
38
             clk out <= tmp;</pre>
41
             process(clk, reset)
                 begin
                     if(reset = '1') then
                         count <= 0;
                         tmp <= '0';
                     elsif(rising edge(clk)) then
48
                         count <= count+1;
                         if (count > (100000-1)) then
                             count <= 0;
                             tmp <= not tmp;</pre>
                         end if:
                     end if;
54
             end process;
55
57 end behavioral;
58
```


VHDL Integer Size

VHDL has seen its rise when the predominant computer architecture was of 32 bits. Although the standard doesn't explicitly specify this - almost all FPGA design software defines the range of an integer as -2,147,483,647 to +2,147,483,647. This is the default. Feb 24, 2563 BE



VHDL Integer Range? - Hardware Coder

A 3-Bit Synchronous Counter Using JK-FF







TABLE 9-3


State sequence for a 3-bit binary counter.

Clock Pulse	Q_2	Q_1	Q_0
Initially	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8 (recycles)	0	0	0


Basys 3 Reference Manual

• Basys 3 Reference Manual - Digilent Reference







- Construct 3-bit synchronous counter using JK-FF.
 - Dataflow & structural coding style only.
- Use pin T17 as reset button.
- Use pin W5 as 100 MHz input clock.
- Adjust clock frequency to 1 Hz using clock divider.
- Display counter output by 3 LEDs (LD12 as MSB, LD11 and LD10).
- Simulate & test individual entity first.
 - Create 3 projects: JK-FF, clock divider, and 3-bit counter.
 - When submitting, show TA the simulation results from 3 projects and test the 3-bit counter project on Basys 3 board.




Force clock on clk signal in manual simulation




Force clock on clk signal in manual simulation



- Display the counter output from Checkpoint 1 using 7SEG.
 - Dataflow & structural coding style only.
- Reuse sseg_decoder from Lab 8.
 - The interface (input & output ports) may need to be adjusted.
- Test on Basys 3 board.



Assigning 2 signals that have different size



```
41 \bigcirc architecture Behavioral of sseg decoder is
42
        signal a : std logic vector (3 downto 0);
        signal b : std logic vector (2 downto 0);
46
         -- First solution : concatenate with logic 0
50
         a <= '0' & b;
51
52
         -- Second solution : assign bit by bit
53
        a(0) \le b(0);
         a(1) \le b(1);
         a(2) \le b(2);
         a(3) <= '0';
         -- This solution cannot quarantee MSB value of signal a
        a \ll b;
```

#