Lab 7
Sequential Testbench &
Two-bit Adder


Digital System Fundamentals

Sorayut Glomglome

1. SequentialTestbench

Last Lab Testbench | Concurrent

```
21
    library IEEE;
    use IEEE.STD LOGIC_1164.ALL;
24
33
    entity ha tb is
    -- Port ();
    end ha tb;
    architecture Behavioral of ha tb is
39
40 component ha is port(
        a : in STD LOGIC;
        b : in STD LOGIC;
        sum : out STD LOGIC;
43 '
        carry : out STD LOGIC);
    end component;
    signal a tb, b tb, sum tb, carry tb : std logic;
48
49 ! begin
50
51 :
        uut : ha port map (a => a tb,
52 !
                            b \Rightarrow b tb,
                            sum => sum tb,
                            carry => carry tb);
55 !
56
        a tb <= '0', '1' after 40 ns;
        b tb <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns;
58
    end Behavioral;
60 '
```





- Concurrent => Difficult
- Manual output checking

Sequential Testbench


- 1. Simple testbench with concurrent statements.
- 2. Use process, assertion, and report statements.
 - Verify output automatically.
 - Print error message.



1.1 Process, Assertion, and Report Statements

Process & Wait Statement

- Sequential execution
- Similar to other high level languages.
- •wait for / wait



```
49 begin
50 ¦
51 🖨
         uut : half adder port map (a => a tb,
                                      b \Rightarrow b tb,
53 ¦
                                       sum => sum tb,
54 🖒
                                      carry => carry tb);
56 🖨
        tb : process
57
58
             constant period: time := 20 ns;
59
60
             begin
61 ¦
62 Ö
                  -- case 0
63 !
                  -- input combination a, b ==> 0, 0
                  -- expected output carry, sum ==> 0, 0
65 ¦
                  a tb <= '0';
66 !
                  b tb <= '0';
                  wait for period;
                  -- case 1
                  -- input combination a, b ==> 0, 1
                  -- expected output carry, sum ==> 0, 1
                  a tb <= '0';
 76
                  b tb <= '1';
                  wait for period;
 81
                  -- case 2
                  -- input combination a, b ==> 1, 0
                  -- expected output carry, sum ==> 0, 1
 85
                  a tb <= '1';
 86
                  b tb <= '0';
                  wait for period;
91
                  -- case 3
 93
                  -- input combination a, b ==> 1, 1
                  -- expected output carry, sum ==> 1, 0
 95
                  a tb <= '1';
 96
                  b tb <= '1';
                  wait for period;
102
                  wait; -- wait indefinitely aka suspend process
              end process;
105 \( \hat{\rightarrow} \) end Behavioral;
```

Assertion & Report Statements

- Check output automatically.
- Print error message onto Tcl console.

```
-- case 0
-- input combination a, b ==> 0, 0
-- expected output carry, sum ==> 0, 0
a_tb <= '0';
b_tb <= '0';
wait for period;
assert (( carry_tb = '0') and (sum_tb = '1'))
report "==>> Test failed for input combination 00 <==="
```

```
-- case 0
   -- input combination a, b ==> 0, 0
   -- expected output carry, sum ==> 0, 0
   a tb <= '0';
   b tb <= '0';
   wait for period;
   assert (( carry tb = '0') and (sum tb = '0'))
   report "===> Test failed for input combination 00 <==="</pre>
   severity error;
Tcl Console
            × Messages
  # run 1000ns
   Error: ===> Test failed for input combination 00 <===</pre>
   Time: 20 ns Iteration: 0 Process: /half adder tb2/tb File: G:/Xi
   INFO: [USF-XSim-96] XSim completed. Design snapshot 'half adder tb'
   INFO: [USF-XSim-97] XSim simulation ran for 1000ns
  launch simulation: Time (s): cpu = 00:00:04; elapsed = 00:00:08.
```

Complete Code

 Complete code for process, assertion and report statements.

```
55 ¦
56 🖨
       tb : process
57
58
            constant period: time := 20 ns;
59
60
            begin
62 🖨
                 -- case 0
63 !
                 -- input combination a, b ==> 0, 0
64 🖨
                 -- expected output carry, sum ==> 0, 0
65
                b tb <= '0';
                wait for period;
68
                 assert (( carry tb = '0') and (sum tb = '0'))
69
                 report "===> Test failed for input combination 00 <==="
                 severity error;
                 -- case 1
73
                 -- input combination a, b ==> 0, 1
74 🖨
                 -- expected output carry, sum ==> 0, 1
75
                 a tb <= '0';
76
                b tb <= '1';
                 wait for period;
78
                 assert (( carry tb = '0') and (sum tb = '1'))
79
                 report "===> Test failed for input combination 01 <==="
80
                 severity error;
81
                 -- case 2
83
                 -- input combination a, b ==> 1, 0
                 -- expected output carry, sum ==> 0, 1
                a tb <= '1';
                b tb <= '0';
                 wait for period;
                 assert (( carry_tb = '0') and (sum_tb = '1'))
                 report "===> Test failed for input combination 10 <==="
                 severity error;
91
                 -- case 3
93 :
                 -- input combination a, b ==> 1, 1
                 -- expected output carry, sum ==> 1, 0
95
                a tb <= '1';
96
                b tb <= '1';
97
                 wait for period;
98
                 assert (( carry tb = '1') and (sum tb = '0'))
99
                 report "===> Test failed for input combination 11 <==="
                 severity error;
                 wait; -- wait indefinitely aka suspend process
            end process;
```

Breakpoint

```
56 🖨
             tb : process
57
58
                  constant period: time := 20 ns;
59
60
                  begin
61
62 🖨
                      -- case 0
63 !
                      -- input combination a, b ==> 0, 0
64 🖨
                      -- expected output carry, sum ==> 0, 0
65 i
                      a tb <= '0';
      \circ
                      b tb <= '0';
                      wait for period;
67
     0
68 i
                      assert (( carry tb = '0') and (sum tb = '0'))
                      report "===> Test failed for input combination 00 <==="</pre>
69 !
      \bigcirc
70 :
                      severity error;
71
72 <del>-</del>
                      -- case 1
73 ¦
                      -- input combination a, b ==> 0, 1
74 🖨
                      -- expected output carry, sum ==> 0, 1
75 :
                      a tb <= '0';
      \circ
                      b tb <= '1';
76 i
      0
77 i
                      wait for period;
                      assert (( carry tb = '0') and (sum tb = '1'))
78 ;
     0
79 ¦
                      report "===> Test failed for input combination 01 <==="</pre>
80 ¦
                      severity error;
81
```

- Restart
- Run All
- Run for 50 ns
- Step
- Break
- Relaunch Simulation





1.2 Checkpoint 1


 π

Checkpoint 1

• Test half adder from Lab 6 using the sequential testbench and provide *one failed case*.

2. Two-bit Adder


Entity | Two-Bit Adder



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

leader is
port (a: in STD_LOGIC_VECTOR (1 downto 0);
leader is b: in STD_LOGIC_VECTOR (1 downto 0);
leader is carry: out STD_LOGIC
```

Component | Full Adder



 π

Step

- 1. Add the first design source file for full adder entity.
 - a) Use VHDL code from Lab 6.
- 2. Add the second design source file for two-bit adder.
 - a) Declare full adder component using the same port names from the first file.
 - b) Port mapping two full adders.

2.1 Checkpoint 2

 π

Checkpoint 2

1. Construct two-bit adder from full adders and do the sequential testbench with all possible input cases and provide *two failed cases*.

Checkpoint 2

2. Perform hardware test on FPGA using the following constraints.



Port	I/O Type	Label	Pin
a(1)	switch	SW3	W17
a(0)	switch	SW2	W16
b(1)	switch	SW1	V16
b(0)	switch	SW0	V17
sum(1)	LED	LD1	E19
sum(0)	LED	LD0	U16
carry	LED	LD2	U19

two bit adder

carry

#