VIRTUAL16 Instruction Set

	1 st Byte		2 nd Byte		3 rd Byte			
	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	See	
RET	0	Ů ,	-	-	-	-	1	
RTS	0	1	-	-	-	-		
CLC	0	2	-	-	-	-		
SEC	0	3	-	-	-	-		
MOV Rs, Rd	0	4	Rs	Rd	-	-	8	
MOV @Rs, Rd	0	5	Rs	Rd	-	-	8	
MOV Rs, @Rd	0	6	Rs	Rd	-	-	8	
MOV +@Rs, Rd	0	7	Rs	Rd	-	-	8	
MOV Rs, +@Rd	0	8	Rs	Rd	-	-	8	
MOV Rs.H, Rd.H	0	9	Rs	Rd	Rd(MSB) :	= Rs(MSB)		
MOV Rs.H, Rd.L	0	Α	Rs	Rd	Rd(MSB) = Rs(LSB)			
MOV Rs.L, Rd.H	0	В	Rs	Rd	Rd(LSB) =	= Rs(MSB)		
MOV Rs.L, Rd.L	0	С	Rs	Rd	Rd(LSB) :	Rd(LSB) = Rs(LSB)		
SWAP Rs, Rd	0	D	Rs	Rd	-	-	2	
AND Rd, Rs	0	Е	Rd	Rs	Rd = R	Rd & Rs		
OR Rd, Rs	0	F	Rd	Rs	Rd = F	Rd Rs		
	1 st Byte		2 nd Byte		3 rd Byte			
	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	See	
XOR Rd, Rs	1	0	Rd	Rs	Rd = F	Rd ^ Rs		
ADD Rd, Rs	1	1	Rd	Rs	Rd = Rd + Rs			
ADC Rd, Rs	1	2	Rd	Rs	Rd = Rd + Rs + Carry			
SUB Rd, Rs	1	3	Rd	Rs	Rd = Rd - Rs			
SBC Rd, Rs	1	4	Rd	Rs	Rd = Rd – Rs - !Carry			
SMUL Rd, Rs	1	5	Rd	Rs	R12(LSW):R13(MSW) = Rs * Rd		10	
UMUL Rd, Rs	1	6	Rd	Rs	R12(LSW):R13(MSW) = Rs * Rd	10	
CMP Rd, Rs	1	7	Rd	Rs	R13 = I	Rd – Rs	10	
INC Rd, #COUNT	1	8	Rd	COUNT	-	-	4	
DEC Rd, #COUNT	1	9	Rd	COUNT	-	-	4	
ASR Rd, #COUNT	1	Α	Rd	COUNT	-	-	4	
LOUD L MOOLINIT	4	В	Rd	COUNT	-	-	4	
LSL Rd, #COUNT	1		Nu					
LSL Rd, #COUNT LSR Rd, #COUNT	1	С	Rd	COUNT	-	-	4	
	·				- -	-	4 4, 9	
LSR Rd, #COUNT	·	С	Rd	COUNT		- - -		

VIRTUAL16 Instruction Set (continued)

	1 st Byte		2 nd Byte		3 rd Byte		
	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	See
RRC Rd, #COUNT	2	0	Rd	COUNT	-	-	4, 9
JMPR Rd	2	1	Rd	X	-	-	
JSR ADDR	2	2	ADDR[7:4]	ADDR[3:0]	ADDR[15:12]	ADDR[11:8]	3
NJSR ADDR	2	3	ADDR[7:4]	ADDR[3:0]	ADDR[15:12]	ADDR[11:8]	7
JMP ADDR	2	4	ADDR[7:4]	ADDR[3:0]	ADDR[15:12]	ADDR[11:8]	3
BCC OFFSET	2	5	OFFSET[7:4]	OFFSET[3:0]	-	-	5, 6
BCS OFFSET	2	6	OFFSET[7:4]	OFFSET[3:0]	-	-	5, 6
BRA OFFSET	2	7	OFFSET[7:4]	OFFSET[3:0]	-	-	5, 6
NOP	2	8	-	-	-	-	
NOP	2	9	-	-	-	-	
NOP	2	Α	-	-	-	-	
NOP	2	В	-	-	-	-	
NOP	2	С	-	-	-	-	
NOP	2	D	-	-	-	-	
NOP	2	E	-	-	-	-	
NOP	2	F	-	-	-	-	
		1 st Byte		2 nd Byte		3 rd Byte	
	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	Hi Nb (BIT7:4)	Lo Nb (BIT3:0)	See
PUSH Rd	3	Rd	-	-	-	-	6
POP Rd	4	Rd	-	-	_	<u>-</u>	6
MOV #VAL, Rd.L							
·	5	Rd	VAL[7:4]	VAL[3:0]	-	-	
MOV #VAL, Rd.H	6	Rd Rd	VAL[7:4]	VAL[3:0]	-	-	
MOV #VAL, Rd.H MOV #VAL, Rd	6 7	Rd Rd Rd	VAL[7:4] VAL[7:4]	VAL[3:0] VAL[3:0]	- - VAL[15:12]	- - VAL[11:8]	
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd	6 7 8	Rd Rd Rd Rd	VAL[7:4] VAL[7:4] ADDR[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0]	ADDR[15:12]	ADDR[11:8]	
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR	6 7	Rd Rd Rd Rd Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0]			
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET	6 7 8 9 A	Rd Rd Rd Rd Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0]	ADDR[15:12]	ADDR[11:8]	5
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET BM1 Rs, OFFSET	6 7 8 9 A B	Rd Rd Rd Rd Rs Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0] OFFSET[3:0]	ADDR[15:12]	ADDR[11:8]	5 5
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET BM1 Rs, OFFSET BMI Rs, OFFSET	6 7 8 9 A	Rd Rd Rd Rd Rs Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0]	ADDR[15:12]	ADDR[11:8]	5
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET BM1 Rs, OFFSET BMI Rs, OFFSET BPL Rs, OFFSET	6 7 8 9 A B C	Rd Rd Rd Rd Rs Rs Rs Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0]	ADDR[15:12] ADDR[15:12] - -	ADDR[11:8] ADDR[11:8] - -	5 5 5 5
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET BM1 Rs, OFFSET BMI Rs, OFFSET BPL Rs, OFFSET BNE Rs, OFFSET	6 7 8 9 A B C D	Rd Rd Rd Rd Rs Rs Rs Rs Rs Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0]	ADDR[15:12] ADDR[15:12] - -	ADDR[11:8] ADDR[11:8] - -	5 5 5 5 5
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET BM1 Rs, OFFSET BMI Rs, OFFSET BPL Rs, OFFSET	6 7 8 9 A B C	Rd Rd Rd Rd Rs Rs Rs Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0]	ADDR[15:12] ADDR[15:12] - - - -	ADDR[11:8] ADDR[11:8] - - - -	5 5 5 5
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET BM1 Rs, OFFSET BMI Rs, OFFSET BPL Rs, OFFSET BNE Rs, OFFSET	6 7 8 9 A B C D	Rd Rd Rd Rd Rs Rs Rs Rs Rs Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0]	ADDR[15:12] ADDR[15:12]	ADDR[11:8] ADDR[11:8] - - - - -	5 5 5 5 5
MOV #VAL, Rd.H MOV #VAL, Rd MOV ADDR, Rd MOV Rs, ADDR BNM1 Rs, OFFSET BM1 Rs, OFFSET BMI Rs, OFFSET BPL Rs, OFFSET BNE Rs, OFFSET	6 7 8 9 A B C D	Rd Rd Rd Rd Rs Rs Rs Rs Rs Rs Rs	VAL[7:4] VAL[7:4] ADDR[7:4] ADDR[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4] OFFSET[7:4]	VAL[3:0] VAL[3:0] ADDR[3:0] ADDR[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0] OFFSET[3:0]	ADDR[15:12] ADDR[15:12]	ADDR[11:8] ADDR[11:8] - - - - -	5 5 5 5 5

VIRTUAL16 Instruction Set (continued)

- 1: Last instruction must be RET
- 2: SWAP instruction have 2 modes. If source and destination register is different it swaps register contents. If source and destination register is same it swaps LSB and MSB of register
- 3: JSR and JMP calculates destination address automatically. Assemble your VIRTUAL16 code starting from 0x0000 address for proper calculation
- 4: #COUNT must be "real count 1". If #COUNT == 0 VIRTUAL16 calculates it as 1, if #COUNT == 15 VIRTUAL16 calculates it as 16 etc. If #COUNT not given to customasm assembler it will increment or decrement by 1
- 5: OFFSET formula is = New Address Current Address 2. Same as 6502. Except BRA, BCS and BCC instructions, you must give register to test. If no register given to customasm assembler it will test Compare Register (R13)
- 6: x means don't matter. You can give any value to this nibbles
- 7: With this instruction you can execute native 6502 subroutine without returning from VIRTUAL16 mode. Just give it 6502 subroutine address and magic will happen. Your subroutine must end with RTS instruction
- 8: @ means register holds pointer. +@ means register holds pointer and after execution pointer will incremented by 2. These instructions destroy BIT0 of pointer. It means you cannot access odd locations in memory
- 9: Difference between ROL and RLC is ROL ignores carry for first rotate but RLC don't. Same for ROR and RRC.