

DIGITAL CIRCUIT DESIGN AND IMPLEMENTATION


CALCULATOR OPERATIONS:

- Addition
- Subtraction
- Multiplication
- Division

DETAILS OF MODULES AND SUBMODULES

- Calculator
 - num_latch
 - D_latch
 - multiplier
 - One_Bit_Full_Adder
 - Full_Adder_Subtractor
 - One_Bit_Full_Adder
 - Eight_Bit_Full_Adder
 - One_Bit_Full_Adder
 - Eight_bit_divider
 - Divide_module
 - One_Bit_Full_Subtractor
 - Two_one_mux
 - four_one_mux
 - overflowDetector
 - debounce
 - d_ff
- Debounce
 - d_ff
- Display_num
 - BCD_7Segment
 - binary_to_BCD
 - add3
- frequencyDivider
- FSM
 - d_ff

BLOCK DIAGRAM OF OVER ALL CALCULATOR SYSTEM



✓ **MODULE: DISPLAY_NUM**


SUBMODULE: BCD_7SEGMENT

D	C	B	A	a	b	c	d	e	f	g
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0
1	0	1	0	0	1	1	0	0	0	0


TABLE 01: TRUTH TABLE FOR 7 SEGMENT

a	$(A \sim B \sim C \sim D) + (\sim A C \sim D)$
b	$(CD) + (B \sim CD) + (A \sim BC) + (\sim ABC)$
c	$(CD) + (AD) + (\sim AB \sim C)$
d	$(A \sim B \sim C) + (ABC \sim D) + (\sim A \sim BC \sim D)$
e	$(A \sim D) + (\sim BC \sim D) + (A \sim B \sim CD)$
f	$(A \sim D \sim C) + (BA \sim D) + (B \sim D \sim C)$
g	$(\sim B \sim C \sim D) + (ABC \sim D)$


TABLE 02: BOOLEAN LOGIC EQUATIONS USING K'MAP



SUBMODULE: BINARY_TO_BCD



SUBMODULE: ADD3




D	C	B	A	OUT3	OUT2	OUT1	OUT0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	0	0
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	0

TABLE 03: TRUTH TABLE FOR BINARY TO BCD


OUT0	$(A\sim C\sim D)+(\sim ABC\sim D)+(\sim A\sim B\sim C\sim D)$
OUT1	$(AB\sim D)+(B\sim C\sim D)+(\sim A\sim B\sim C\sim D)$
OUT2	$(\sim A\sim BC\sim D)+(A\sim B\sim CD)$
OUT3	$(\sim B\sim CD)+(AC\sim D)+(BC\sim D)$

TABLE 04: BOOLEAN LOGIC EQUATIONS USING K'MAP


✓ **MODULE: FREQUENCY DIVIDER**



✓ MODULE: DEBOUNCE




```
SUBMODULE: D_FF
```



CLK	Q(t)	D	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


STATE TABLE



STATE DIAGRAM

STATE EQUATION: $Q(t+1)=D$


✓ **MODULE: FSM**



Input Mode	00	LED6
Operation Mode	01	LED7
Output Mode	10	LED8
Reset Mode	11	LED9

A(t)	B(t)	Key0	A(t+1)	B(t+1)	Y0	Y1	Y2	Y3	dA	dB
0	0	0	0	0	1	0	0	0	0	0
0	0	1	0	1	1	0	0	0	0	1
0	1	0	0	1	0	1	0	0	0	1
0	1	1	1	0	0	1	0	0	1	0
1	0	0	1	0	0	0	1	0	1	0
1	0	1	1	1	0	0	1	0	1	1
1	1	0	1	1	0	0	0	1	1	1
1	1	1	0	0	0	0	0	1	0	0

STATE TABLE




STATE DIAGRAM

State equation:


$$dA = (\sim kA(t)) + (A(t) \sim B(t)) + (\sim A(t)B(t)k)$$

$$dB = (\sim kB(t)) + (k \sim B(t))$$


✓ **MODULE: CALCULATOR**




SUB MODULE: EIGHT_BIT_FULL_ADDER



SUB MODULE: FULL_ADDER_SUBTRACTOR




SUBMODULE: ONE_BIT_FULL_ADDER




A	B	C	SUM	CARRY	DIFFERENCE	BORROW
0	0	0	0	0	0	0
0	0	1	1	0	1	1
0	1	0	1	0	1	1
0	1	1	0	1	0	1
1	0	0	1	0	1	0
1	0	1	0	1	0	0
1	1	0	0	1	0	0
1	1	1	1	1	1	1

TABLE 03: TRUTH TABLE FOR FULL ADDER AND SUBTRACTOR


SUBMODULE: MULTIPLIER




SUBMODULE: EIGHT_BIT_DIVIDER




SUBMODULE: DIVIDE




SUBMODULE: ONE_BIT_FULL_SUBTRACTOR




SUBMODULE: TWO_ONE_MUX




SUBMODULE: 5 ARRAY LATCH




SUBMODULE: LATCH



SUBMODULE: DEBOUNCE



SUBMODULE: FOUR_ONE_MUX



SUBMODULE: OVERFLOW_DETECTOR

