

Unit - 2

Computer Instructions

AND	BSA	CIR	SZE	SKD
ADD	ISZ	CJL	HLT	TON
LDA	CLA	INC	INP	TOF
STA	CLE	SPA	OUT	
BUN	CMA	SNA	SKI	
	CNE	SZA		

Machine language binary (low level)

High-level language (Software based lang)

Assembly level language
(mnemonics based lang)

Machine Level

compiler

Assembler

(binary)

Difference b/w Machine & Assembly language

Machine Lang

- It is a low level programming language consisting of binary numbers. It is also known as machine code or object code.

Assembly Lang

It is human only language that is not understood by computer. It acts as a link b/w high level and low level languages.

- No translator is required directly executed by CPU

An assembler is required to convert instructions into machine code.

- 3) It includes binary digits, hexadeciml and octal digits which can only be understood by computers.
- 4) Error fixing and modification cannot be done.
- 5) All data is present in binary format that makes it fast in execution.
- 6) It is a first generation programming lang.
- 7) It does not allow for modification.
- 8) There are more chances of error.
- Mnemonics such as MOV, ADD, SUB etc. Make up the assembly language. Human can understand, utilize and apply this language.
- It has a ability to correct errors and modify programs.
- As compare to machine lang execution speed of assembly lang is slow.
- It is a second generation programming lang.
- It can be modified easily.
- There are few chances of error as compare to machine lang.

Binary Program to add two numbers.

Location	Ins. code.
0	0010 0000 0000 0100
1	0001 0000 0000 0101
10	0011 0000 0000 0110
11	0111 0000 0000 0001
110	0000 0000 0000 0000

Hexadecimal Program

Location	Ins.
000	2004
001	1005
002	3006
003	7001
006	0000

with symbolic opⁿ code.

Location	Instruction	Comments
000	LDA 004	Load 1 st operand in AC
001	ADD 005	Add 2 nd operand to AC
002	STA 006	Store sum in location 006
003	HLT	Halt
006	0000	Store sum here
004	0100	
005	1100	


Assembly lang.

ORG 0	origin at 0
LDA A	load operand from A
ADD B	Add operand from B
STA C	Store sum in C
HLT	Halt
<u>GC</u> , DEC 0	Sum stored in location C
label	end of program.
A, DEC -4	
B, DEC -4	

High level language (Python)

```
X = int(input("Enter no. a:"))
Y = int(input("Enter no. b:"))
Z = print(X+Y)
print(Z)
```

Major components of CPU A



CPU organization

1. Single accumulator organization \rightarrow ADD X
2. General Register organization $AC \leftarrow AC + M[X]$
3. Stack Organization


1. Single accumulator organization

All operations are done ~~do~~ with the Accumulator.

ADD X

$$AC \leftarrow AC + M[X]$$

2. General Register organization



$R_4 - R_5 \rightarrow R_2$

100	101	010	00101
-----	-----	-----	-------

Binary Code	SEL A R1	SEL A Input	SEL B Input	SEL D None
000	R2	Input	Input	None
001	R3	R1	R1	R1
010	R4	R2	R2	R2
011	R5	R3	R3	R3
100	R6	R4	R4	R4
101	'	R5	R5	R5
110		R6	R6	R6
111		R7	R7	R7

Encoding of ALU operations

OPR Select	operation	symbol
00000	Transfer A	TSFA
00001	Increment A	INCA
00010	Add A + B	ADD
00101	Subtract A - B	SUB
00110	Decrement A	DECA
01000	AND A and B	AND
01010	OR A and B	OR
01100	XOR A and B	XOR
011100	Complement A	COMA
10000	Shift right A	SHRA
11000	Shift left A	SHLA

Stack :
Memory

Stack Pointer

Stack pointer will tell us about the current occupied location

LIFO
PUSH
POP

SP

FULL

EMPTY

SP →

0	
1	
2	
3	
4	
5	
6	
7	2FH
8	39H
9	40H
10	26H

卷之三

SP & SF-1

HISP) & DR

if $(p=0)$ then $(m=1)$

Empty & 0

1025

Decreasing order

9	
1	
2	
3	
4	
5	1679
6	0133
7	0055
8	0008
9	0075
10	0016

The Green Tela

卷之三

8
7
6
5
4
3
2 32H
1 29H
0 48H

三

卷之三

(3) $\text{SP} + \text{SP} +$

$\text{Pr} \approx 0.68$

first document then store the value

first store value other than increment

* POP

$DR \leftarrow M[SP]$

$SP \leftarrow SP + 1$

if ($SP = 11$) then ($EMPT\bar{Y} \leftarrow 1$)

$FULL \leftarrow 0$

0

1

2

3

4

5

1690

6

0623

7

0055

8

0008

9

0025

10

0015

Stack bottom

Stack

* Memory

$PC \rightarrow$	0	program
$[PC] \rightarrow$	1	
$[PC] \rightarrow$	2	

Note: Data memory's pointer is known as AR

$AR \rightarrow$	00	Data
$[AR] \rightarrow$	101	
$[AR] \rightarrow$	102	

200

$SP \rightarrow$	201	Stack
$[SP] \rightarrow$	202	

→ Reverse Polish Notation

* Infix Notation

$A + B$

* Prefix / Polish Notation $+AB$

* Postfix / suffix / Reverse Polish Notation $AB +$

$$A * B + C * D \xrightarrow{\text{RPN}} AB * CD * +$$

$$(2)(4) * (3)(3) * +$$

$$(8)(9) * +$$

$$(17)$$

$(A+B) * [C * (D+E) + f]$

$$AB + C * * DE ++ F$$

$$AB + C * DE + * + F$$

$$\boxed{AB + CD * E + * F +}$$

Stack opⁿ to evaluate $3 * 4 + 5 * 6$

$$(3)(4) * (5)(6) * +$$

Push 3

Push 4

Mult

Push 5

Push 6

3	3	12	12	12	12	12	42

 ←

Mul


Add

$$(3)(4) + (5)(6) 7 * 2 + *$$

	6	7	2			
2	5	11	77	79		
3	5	5	5	5	395	←

Memory location, address & of ⁿ

- Memory consist of many millions of storage cells each which can store one width.
- Data is usually accessed in 'n' bit groups and called word length.



K-bit

$$2^K \text{ Mem location}$$

$$2^{10} = 1024 = 1K$$

$$2^{20} = 1M$$

$$2^{30} = 1G$$

$$2^{40} = 1T$$

$$2^{32} = 4G$$

$$2^{48} = 256T$$

$$2^{56} = 64@M$$

- It is impractical to assign distinct addresses to individual bit locations in Memory.
- The most practical assignment is to have successive addresses refers to successive byte locations in the memory.
- It is known as Byte addressable memory.

Byte addressable
1 Byte = 8 bits

		$\leftarrow 16 \text{ bit} \rightarrow 0, 2, 4, 6, \dots$
{	8 bit	$32 \text{ bit} \rightarrow 0, 4, 8, 12, \dots$
0	8 bit	$64 \text{ bit} \rightarrow 0, 8, 16, \dots$

Instruction format

- An operation code field that specifies the operation which is to be performed.
- An address field that designates a mem address or a processor register
- A mode field that specifies the way the operand or the effective address is determined.

op ⁿ code	address	mode
----------------------	---------	------

- Three address instruction
- Two address instruction
- One address instruction
- Zero address instruction
- RISC instruction.

Three address instruction:

$$X = (A + B) * (C + D)$$

ADD R1, A, B $(A+B) \rightarrow R1$

ADD R2, C, D $(C+D) \rightarrow R2$

MUL X, R1, R2 $R1 * R2 \rightarrow M[X]$

Advantage: Short programs when evaluating arithmetic operations.

Disadvantage: Binary coded ins require too many bits to specify 3 addresses.

Two address instruction :

$$X = (A + B) * (C + D)$$

MOV RI, A

$$M[A] \rightarrow RI$$

ADD RI, B

$$RI + M[B] \rightarrow RI$$

MOV R2, C

$$M[C] \rightarrow R2$$

ADD R2, D

$$R2 + M[D] \rightarrow R2$$

MUL RI, R2

$$RI * R2 \rightarrow RI$$

MOV X, RI

$$RI \rightarrow M[X]$$

One address instruction :

LOAD A $M[A] \rightarrow AC$

ADD B $AC + M[B] \rightarrow AC$

STORE RI $AC \rightarrow RI$ or STORE T $\xrightarrow{mem loc} AC \rightarrow M[T]$

LOAD C $M[C] \rightarrow AC$

ADD D $AC + M[D] \rightarrow AC$

MUL RI $AC * RI \rightarrow AC$ or MUL T $AC * M[T] \rightarrow$

STORE X $AC \rightarrow M[X]$

Two address instruction :

- It uses stack organized instruction set.
- The name two address is given to this type of computer because of the absence of an address field in the computational instructions.
- However, push and pop instruction need an address field to specify the operand that communicate with stack.
- It is necessary to convert the expression into reverse polish notation for stack organized instructions.

Ex: $(3+2) * (5+6)$

					6		
	2			5	5	11	
3	3	5	5	5	5	55	<

PUSH A $A \rightarrow \text{TOS}$

PUSH B $B \rightarrow \text{TOS}$

ADD $(A+B) \rightarrow \text{TOS}$

PUSH C $C \rightarrow \text{TOS}$

PUSH D $D \rightarrow \text{TOS}$

ADD $(C+D) \rightarrow \text{TOS}$

MUL $(A+B) * (C+D) \rightarrow \text{TOS}$

POP X $\text{TOS} \rightarrow M[X]$

RISC Instruction:

- Arithmetic operations are executed within the registers of CPU without referring to the memory.
- Load and store instructions are used to transfer the operands from memory to CPU register.
- There is no restriction on number of addresses used in the instruction.

LOAD R1, A $M[A] \rightarrow R1$

LOAD R2, B $M[B] \rightarrow R2$

LOAD R3, C $M[C] \rightarrow R3$

LOAD R4, D $M[D] \rightarrow R4$

ADD R1, R1, R2 $R1 + R2 \rightarrow R1$

ADD R3, R3, R4 $R3 + R4 \rightarrow R3$

MUL R1, R1, R3 $R1 * R3 \rightarrow R1$

STORE X, R1 $R1 \rightarrow M[X]$

Advantages of using Registers in instructions instead of memory:

- Registers are faster i.e. potential speed up the program.
- Shorter instructions (the no. of register is smaller; for 32 registers need 5 bits)
- Minimize the frequency with which the data is moved back and forth b/w the memory and processor register.

9/10/23 Addressing Modes

- It refers to the way in which the operand of an instruction is specified.
- The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually executed.

1) Implied addressing Mode:

- In this mode the operand is specified in the instruction itself.
- Two address instructions are designed with implied addressing modes.
- Eg: CMA → Complement Accumulator Data
 CLC → Clear carry flag


2) Immediate addressing mode:

- Operand is a part of instruction
- No memory reference to fetch data
- It is fast.
- It has limited range
- Eg: ADD 5

opcode	operand
ADD	5


3) Register addressing mode:

- Operand is held in register named in address field
- limited number of registers, so very small address field needed
- It has shorter instruction, so faster instruction execution.
- Eg: ADD B



4) Register indirect addressing mode:


- operand is in memory cell pointed to by the content of Register 'R'.
- It has large address space
- Eg: ADD M[B]



5) Addressing

5) Auto increment & auto decrement addressing mode:

- Auto increment mode is very similar to register indirect mode. The only exception is that the effective address of the operand is the content of a register specified in the instruction and after accessing the operand the content of this register are automatically incremented to point to the next item in a list.
- The increment is one for 8-bit operand, 2 for 16-bit operand and 4 for 32-bit operand.
- Auto decrement mode:



Eg of Auto increment :


```

MOV R1, N
MOV R2, NUM1
CLR R0
LOOP: ADD R0, (R2) +, R0
      DEC R1
      BranchZ0 LOOP
      MOV R0, SUM
    
```

6) Direct addressing mode

- Address field contains address of operands

ins.



- Eg : LDA 2005H


load accumulator with a content available at 2005 mem location

7) Indirect addressing mode

- Memory cell pointed to by address field contains the address of the operand.

- Effective address :

(EA) It is the address of exact memory location where the value of the operand is present.



- Eg : LDA 2005H

$I(0)$ Direct
 $I(1)$ Indirect

Relative addressing mode.

In this mode the content of the program counter is added to the address part of the instruction in order to obtain the effective address.

PC	address (EA)	Mem.
825	24	
$\frac{825}{24}$	$\times 24$	

Index addressing mode.

In this mode the content of an index register is added to the address part of the instruction to obtain the effective address.

Index reg	add	825	829	Mem.
825	25	$\frac{825}{+25}$		
		849		(EA)

Base Register addressing mode.

In this mode the content of a base register is added to the address part of the instruction to obtain EA.

Base reg	add	825	829	EA
825	25	$\frac{825}{+25}$		
		849		

add. Mem.
200 Load to AC / Mod1
~~Add. = 500~~

202 Next Pns.

R1 400

398 450

XR 100 400

700

500 800

AC 600

900


702 325

800

300


8) Relative addressing mode

- In this mode the content of the program counter is added to the address part of the instruction in order to obtain the effective address.




9) Index addressing mode.

- In this mode the content of an index register is added to the address part of the instruction to obtain the effective address.



10) Base register addressing mode.

- In this mode the content of a base register is added to the address part of the instruction to obtain EA.




add. Mem.

PC	200	201	Load to AC / Mod1
			Add. = 500
	202		Next ins.
R1	400		
	398	450	
XR	100	400	700
	500	800	
AC	600	900	
	702	325	
	800	300	

Addressing mode	Effective address	Content of AC
Direct Address	500	800
Immediate operand	201	500
Indirect address	800	300
Relative address	$\underbrace{500}_{\text{PC}+2} \underbrace{202}_{\text{Offset}}$ 702	325
Indexed address	600	900
Register	-	400
Register indirect	400	700
Auto increment	400	700
Auto decrement	398	450

1) Data Transfer Instruction

Name	Mnemonic
Load	LD
Store	ST
Move	MOV
Exchange	XCH
Input	IN
Output	OUT
Push	PUSH
Pop	POP



2) Data Manipulation Instruction

- Arithmetic instruction
- Logical and bit manipulation instruction
- Shift instruction

① Arithmetic Instruction

Name	Mnemonic
Increment	INC
Decrement	DEC
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
add with carry	ADDC
Subtract with Borrow	SUBB
Negate (2's comp)	NEGI
Add two binary int numbers	ADD I
Add two floating point numbers	ADD F
Add two decimal numbers in BCD	ADD D

* logical and bit manipulation instruction


Name	Mnemonic
Clear	CIR
Complement	COM
and	AND
OR	OR
Exclusive OR	XOR
Clear Carry	CLRC
Set Carry	SETC
Comp. Carry	COMC
Enable Interrupt	EI
Disable Interrupt	DI

* Shift Instruction.

Name	Mnemonic
logical shift right	SHR
logical shift left	SHL
Arithmetic shift right	SHR A
Arithmetic shift left	SHL A
Rotate Right	ROR
Rotate Left	ROL
Rotate Right through carry	RORC
Rotate Left through carry	ROL C



logical Shift:

Logical shift insert zero to the end bit position. The end position is the left most bit for shift right and right most bit position for shift left.



Arithmetic shift:

Arithmetic shift right instruction must preserve the sign bit in left most position. The sign bit is shifted to the right but the ^{sign} bit itself remains unchanged.



Arithmetic shift left instruction insert zero to end position and is identical to the logical shift instruction.

Digital Shift Left
Arithmetic Shift Left

1 0 1 0 1

decimal ← 1 0 1 0 1 0 Insert

Logical Right

1 0 1 0 1

Insert → 0 1 0 1 0 1 → Decimal

Arithmetic Right

1 0 1 0 1

↓
1 1 0 1 0 1 → discard

Rotate Left

carry ← 0 → 1 0 1 0 1 0 ↗
my

1 0 1 0 1 1

Rotate Right

cy → 0 1 0 1 0 1 ↗
discard

1 1 0 1 0

Rotate Left through Carry

cy ← 1 0 1 0 1 0 ↗

1 0 1 0 1 0

Rotate Right through Carry

cy → 0 1 0 1 0 1 ↗

1 0 1 0 1 0

3) Program Control Instruction

Name

Mnemonics

Branch

BR

Jump

JMP

Skip

SKP

call

CALL


return

RET

compare

CMP

- Status Bit Condition



- ~~Status~~

- Status bits are called as condition code bits or flag bits.

- BX

Branch if zero

BNZ

" not zero

BC

" carry

BNC

" not carry

BV

" overflow

BNV

" not overflow

BP

" positive

BM

" negative

Subroutine call and return


A subroutine is self contained sequence of instructions that perform certain computational task, during a execution of a program a subroutine may be called to perform its functions many times at various ~~time~~ points in main program.

Each time a subroutine is called a branch is executed to the beginning of the subroutine and after the subroutine has been executed branch is made back to the main program.

Two operations which is to be done in subroutine:

- 1) The address of the next instruction available in PC is stored in a temporary location. So the subroutine know where to return.
- 2) Control is transferred to the beginning of subroutine

Temporary loc : stack mem.



Q3 Program Interrupt


- Program interrupt refers to the transfer of program control from a currently running program to another service program as a result of an external or internal generated request.
- Interrupt procedure is quite similar to a subroutine call except for three variations:

- 1) The interrupt is usually initiated by an internal or external signal, rather than from the execution of an instruction.
- 2) The address of the interrupt service program is determined by the hardware rather than from the address of instruction.
- 3) An interrupt procedure usually stores all the information necessary to define the state of the CPU rather than storing only the Program Counter.

The information which is to be stored is content of PC, content of all processor registers and content of certain status conditions.

Program Status Words (PSW)

The collection of all status bit conditions in CPU called Program Status Word



Types of Interrupt :

- 1) External
- 2) Internal
- 3) Software

External Interrupt :

It comes from I/O devices, from a timer device, from circuit monitoring the power supply and from any other external source.

Eg; I/O device requesting transfer of data, I/O finishes transfer of data, Elapsed time of an event or power failure.

Internal Interrupt:

It arises from errors of an instruction or data.
Also known as 'Traps'

Eg; Register overflow, Attempt to Divide by zero, Invalid op code, Stack overflow and protection violation

Difference b/w internal and external interrupt is that:
the internal interrupt is initiated by some exception condition caused by the program itself rather than by an external event

Software Interrupt:

A software interrupt is initiated by executing an instruction.

It is a special call ins. that behaves like a interrupt rather than a subroutine call.

It can be used by the programmer to initiate an interrupt procedure at any desired point in the program.

Eg; INT (interrupt)

RISC

It has a simple collection and highly customized set of instruction. It is build to minimize the instruction execution time by optimizing and limiting the no. of instruction.

Each ins. cycle requires only one clock cycle and each cycle contains 3 parameters : Fetch, Decode & Execute

It is used to perform various complex instruction by combining them into simpler one.


Features of RISC processor:

- One cycle execution time
- Pipelining technique
- A large no. of registers
- It supports simple addressing mode & fixed length of ins for executing the pipeline.
- If you deduce load & store ins to access the mem. ~~its~~ location

(Google)
4-4
points)

Advantages / Disadvantages of RISC processor:


RISC Architecture:



CJSC Features:

- 1) The length of code is short so it requires very RAM
- 2) CJSC may take longer than a single clock cycle to execute the code.
- 3) less ins is needed to write an application
- 4) Provides easier programming
- 5) Supports for complex data structure
- 6) It is composed of fewer registers & more address modes

CISC Architecture:



RISC

$$\text{CPV time} = \frac{\text{seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{cycles}}{\text{Instructions}} \times \frac{\text{seconds}}{\text{cycles}}$$

RISC

It reduce the cycle per instruction at a cost of the no. of instructions per program.


CISC

It attempts to minimize the no. of instructions per program but at the cost of an increase in the no. of cycles per instruction.

- (+) Difference b/w RISC, CISC
- (+) Advan & Disadvan of CISC

Memory Organization

Memory Hierarchy.



Adv of sec mem:

- 1) cost less
- 2) consistency more

Multiprogramming

Multiprogramming refers to the existence of 2 or more programs in different parts of the memory hierarchy at the same time. In this way it is possible to keep all parts of the computer busy by working with several programs in sequence.

~~Topic Notes~~

Ch-11

Main memory

RAM (volatile) (SRAM, DRAM)

ROM (nonvolatile) (ePROM etc.)

Bootstrap loader

The ROM portion of main mem. is used for storing an initial program is called a Bootstrap loader.

RAM and ROM chips


RAM chip

chipselect1	CS1			
chipSelct2	CS2			
Read	RD	128x8		8 bit data bus
write	WR	RAM		
7-bit add.	AD7			

Function Table

CS1	CS2	RD	WR	operations
0	0	X	X	High Impedance
0	1	X	X	"
1	0	0	0	"
1	0	0	1	Write in RAM
1	0	1	0	Read from RAM
1	1	X	X	High impedance

ROM chip



CS1	CS2	Opⁿ
0	0	HI
1	0	Read
1	1	HI
0	1	HI

Memory address Map



Components	Hexadecimal address	Address										in X
		10	9	8	7	6	5	4	3	2	1	
RAM 1	0000 - 007F	0	0	0	X	X	X	F	X	XXX		
RAM 2	0080 - 00FF	0	0	1	X	X	X	8	F	X	XXX	
RAM 3	0100 - 01FF	0	1	0	X	X	X	7	F	X	XXX	
RAM 4	0180 - 01FF	0	1	1	X	X	X	F	F	X	XXX	
ROM	0200 - 03FF	1	X	X	X	X	X	FF	FX	XX	XX	

The addressing of memory can be established by means of a table that specifies the memory address assigned to each chip. This table is called memory address map.

25/10/23

Page No. _____
 Date : _____


Memory Connection to CPU



MOS: Metal Oxide Semiconductor.


④ Difference b/w SRAM & DRAM

PROM	S col1	S col2	S col3	S col4
Row	X	X	X	X
Row2		X	X	X
Row3	X	X	X	X



EPROM : Erasable PROM (erasing using UV)

EEPROM : Electrically Erasable PROM (tunneling)



Associative Memory

CAM: Content Addressable memory

(accessed by its data)

The memory which is accessed by its data or content rather than by its address is known as content addressable memory or associative memory.

Block Diagram

of
associative
memory

Argument Register (A)

Key Register (K)

Match
register

I/P → Associative memory

RD → m words

WR → n bits for words

o/p


A 101 111100

K 111 000000

Word1 100 111100


Word2 1101 000001

④ Associative memo
m word, m cells
word





One cell of associative memory.

Page No.
Date:



Cache Memory.

- Locality of reference
- Hit ratio
- Mapping
 - ↳ The transformation of data from main memory to cache memory is known as mapping.
 - ↳ • Associative Mapping. → Drawback: Cost is more.



Page No. _____
Date: _____



: copy comp block instead of single data
→ Drawback: searching is more

• Direct Mapping.

$$32K = 2^{15} \Rightarrow 15 \text{ bits}$$

12 bit data

$$512 = 2^9 \Rightarrow 9 \text{ bits.}$$



Mem. add Memory Data

00000	1220
06777	2340
01000	3450
01777	4560
02000	5670
02777	6710

Single Block Mapping

Index add.	Tag	Data
0 00	00	1220
777	02	6710

(4 full use FIFO)


Cache mem.

Main mem.

Index Tag Data

Block0	000	01	3450
	007	01	6578

Block1	010		
	017		



Block63	710	02	
	777	02	6710

↳ • Set Associative Mapping

fig 12-15 // MM

- * Writing into Cache
 - Write Through
 - Write Back

* Virtual Memory




fig 12-18 //

fig 12-19 //

page fault

Fig 12-20 //

Q =

a) 400

b) 301

c) 702

d) 200 + content at 200

e) 600

R1

200

300	Ins	
301	Address 400	400

a) 300

b) 300

c) 700

d) 200

e) 500

$$A * B + C * D + E * F$$

$$AB^* + CD^* + EF^*$$

$$AB^* CD^* + EF^* +$$

$$\text{Q} A * B + A * (B * D + C * E)$$

$$= A * B + A * (BD^* CE^* +)$$

$$AB^* + ABD^* CE^* + *$$

$$AB^* ABD^* CE^* + * +$$

Q)

$$A * [B + C * (D + E)] / F * (G + H)$$

88
87

$$A * (B + C * D + E) / F * G + H +$$

$$ABCC(D + E + F)GH + *$$

Q)

$$(3+4)*[10*(2+6)+8]$$

$$34 + 10*(26+) + 8$$

$$34 + 10 \cdot 26 + * 8 +$$

$$34 + 10 \cdot 26 + * 8 + *$$

				6							
4				2	8	8					
+ 10		4	10	10	80	88					
3 7	3	7	7	7	7	7	7	616			

Q)

			SP → 3560	1120 PC = ? content at 3562
	3560	5320	mem	3562 SP = ? 3560
us	250	450	1120 Ins	451 ← TOS = ? 5320
400	200	5558	1121 ad-6720	

Q) a)

32 multiplexers each of size 16:1

b) 4, 4


c) input : 4

output : 16

d) input : 65

output: 33

e)



140ns

$R_1 \leftarrow R_2 + R_3$

010 011 001 00010

$R_4 \leftarrow R_4$

~~100 100 00000~~ ~~100~~ ~~xxx~~ ~~100~~ ~~00000~~

$R_5 \leftarrow R_5 - 1$

101 ~~xxx~~ 101 00100

$R_6 \leftarrow \text{shl } R_1$

001 xxx 110 11000

$R_7 \leftarrow \text{input}$

000 xxx 111 00000

$R_3 \leftarrow R_1 - R_2$

Output \leftarrow Input

$R_2 \leftarrow R_2 \oplus R_2$ OR $R_2 \leftarrow 0$

$R_0 \leftarrow R_0 + R_1$

$R_3 \leftarrow R_7 \text{shl } R_4$