

## HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2022 Fall

# Experiment 4 - Combinational Circuits in Verilog

December 10, 2022


Student name: Nurullah BAŞER

Student Number: b2200356077


## 1 Problem Definition

In this assignment, a 4-bit Adder/Subtractor was done with Verilog. When designing this, 2's Complementer, 4-bit Full Adder and 4-bit 2x1 Multiplexer were also made at the same time. The accuracy of the designed circuits was tested by creating test benches.


The diagram at the bottom is a schematic representation of the 4-bit Adder/Subtractor is made.




The diagram at the bottom is a schematic representation of the 4-bit Full Adder is made.



The diagram at the bottom is a schematic representation of the 4-bit Multiplexer is made.



The diagram at the bottom is a schematic representation of the 2's Complementer is made.



#### 2 Solution Implementation

```
2's Complement:
   module two_s_complement(In,Out);
       input [3:0] In;
3
       output [3:0] Out;
       assign Out = (~In) + 1;
   endmodule
      1-Bit Full Adder:
   module full_adder(
       input A,
2
       input B,
3
       input Cin,
       output S,
       output Cout
   );
       assign S = A ^ B ^ Cin;
9
       assign Cout = (A & B) | (Cin & A) | (Cin & B);
10
11
   endmodule
12
      4-Bit Full Adder:
   module four_bit_rca(
1
       input [3:0] A,
2
3
       input [3:0] B,
       input Cin,
       output [3:0] S,
5
       output Cout
7
   );
9
       wire[2:0] Carries;
10
       full\_adder A1(.A(A[0]), .B(B[0]), .Cin(Cin), .S(S[0]), .Cout(Carries[0]));
11
       \texttt{full\_adder A2(.A(A[1]), .B(B[1]), .Cin(Carries[0]), .S(S[1]), .Cout(Carries[1]));}
       full\_adder \ A3(.A(A[2]), \ .B(B[2]), \ .Cin(Carries[1]), \ .S(S[2]), \ .Cout(Carries[2]));
13
       full_adder A4(.A(A[3]), .B(B[3]), .Cin(Carries[2]), .S(S[3]), .Cout(Cout));
15
   endmodule
      4-Bit Multiplexer:
   module four_bit_2x1_mux(In_1, In_0, Select, Out);
            input [3:0] In_1;
            input [3:0] In_0;
3
            input Select;
```

```
output [3:0] Out;
           assign Out = Select ? In_1 : In_0;
  endmodule
     4-Bit Adder-Subtractor:
  module four_bit_adder_subtractor(A, B, subtract, Result, Cout);
       input [3:0] A;
       input [3:0] B;
       input subtract;
       output [3:0] Result;
6
       output Cout;
       wire[3:0] negatif_B;
10
       wire[3:0] sub_or_add_B;
12
       two_s_complement make_negatif(B,negatif_B);
       four_bit_2x1_mux sub_or_add(negatif_B,B,subtract,sub_or_add_B);
14
       four_bit_rca result(A, sub_or_add_B, 1', BO, Result, Cout);
16
   endmodule
```

#### 3 Testbench Implementation

2's Complement Testbench:

```
'timescale 1ns/10ps
  module two_s_complement_tb;
3
5
      reg [3:0] In;
      reg [3:0] count = 4'b0000;
      wire [3:0] Out;
      two_s_complement DUT(.In(In), .Out(Out));
9
10
      initial begin
11
         $dumpfile("two_s_complement.vcd");
12
         $dumpvars;
13
         for(integer i=0;i<16;i++) begin</pre>
14
             {In[3], In[2], In[1], In[0]} = count;
             count += 1;
16
             #10;
17
         end
18
```

```
$finish;
19
       end
20
  endmodule
      1-Bit Full Adder Testbench:
   'timescale 1 ns/10 ps
   module full_adder_tb;
3
        reg A;
5
6
        reg B;
        reg Cin;
7
        wire S;
8
        wire Cout;
9
10
        full_adder DUT(A,B,Cin,S,Cout);
11
12
        initial begin
13
14
             $dumpfile("full_adder.vcd");
             $dumpvars;
16
            for(integer i = 0; i < 2; i++) begin</pre>
17
                 Cin = i;
18
19
                 for(integer j = 0; j < 2; j++) begin
                      A = j;
20
                      for(integer h = 0; h < 2; h++) begin</pre>
^{21}
                          B = h;
22
                           #100;
23
                      end;
24
                 end;
25
            end;
^{26}
        end;
27
28
   endmodule
      4-Bit Full Adder Testbench:
   'timescale 1 ns/10 ps
   module four_bit_rca_tb;
3
        reg[3:0] A,B;
        reg Cin;
5
        wire[3:0] S;
7
        wire Cout;
8
9
        four_bit_rca DUT(A,B,Cin,S,Cout);
10
11
12
        initial begin
```

```
$dumpfile("four_bit_rca.vcd");
13
            $dumpvars;
14
15
            for(integer i = 0; i < 2; i++) begin</pre>
16
                 Cin = i;
17
                 for(integer j = 0; j < 16; j++) begin
                     A = j;
19
                     for(integer h = 0; h < 16; h++) begin</pre>
20
                          B = h;
21
                          #100;
22
                     end;
23
                 end;
24
            end;
25
       end;
26
27
   endmodule
      4-Bit Multiplexer Testbench:
   'timescale 1ns/10ps
   module four_bit_2x1_mux_tb;
3
4
            reg [3:0] In_0;
5
6
            reg [3:0] In_1;
            reg Select;
7
            wire [3:0] Out;
8
9
            four_bit_2x1_mux DUT(In_1,In_0,Select,Out);
10
11
            initial begin
12
                     $dumpfile("four_bit_2x1_mux.vcd");
13
            $dumpvars;
14
                     for(integer s = 0; s < 2; s++) begin
15
                               Select = s;
16
                               for(integer i = 0; i < 16; i++) begin</pre>
17
                                        In_1 = i;
18
                                        for(integer j = 0; j < 16; j++) begin
19
                                                 In_0 = j;
20
                                                 #100;
21
22
                                        end;
                               end;
                     end;
24
            end;
26
   endmodule
      4-Bit Adder-Subtractor Testbench:
  'timescale 1ns/1ps
```

```
2 module four_bit_adder_subtractor_tb;
4
       reg[3:0] A,B;
6
       reg subtract;
       output[3:0] Result;
       output Cout;
8
       four_bit_adder_subtractor DUT(A,B,subtract,Result,Cout);
10
11
12
       initial begin
           $dumpfile("four_bit_adder_subtractor.vcd");
14
           $dumpvars;
15
16
           for(integer s = 0; s < 2; s++) begin
17
                subtract = s;
18
                for(integer j = 0; j < 16; j++) begin
19
                    A = j;
                    for(integer h = 0; h < 16; h++) begin
21
                        B = h;
22
                        #100;
23
                    end;
24
                end;
25
           end;
       end;
27
29
30 endmodule
```

## 4 Results




Figure 1: Resulting Waveform from 2's Complement




Figure 2: Resulting Waveform from 1-bit Full Adder




Figure 3: Resulting Waveform from 4-bit Full Adder




Figure 4: Resulting Waveform from 4-bit Multiplexer




Figure 5: Resulting Waveform from 4-bit Adder-Subtractor (Subtract = 0)




Figure 6: Resulting Waveform from 4-bit Adder-Subtractor (Subtract =1)

Some input-output examples made with 4-bit Adder-Subtractor  $\,$ 

A[3:0] =0011	A[3:0] =0111	A[3:0] =0011	A[3:0] =1100
B[3:0] =0100	B[3:0] =1100	B[3:0] =0111	B[3:0] =1000
Cout =0	Cout =1	Cout =0	Cout =1
Result[3:0] =0111	Result[3:0] =0011	Result[3:0] =1100	Result[3:0] =0100
subtract =0	subtract =0	subtract=1	subtract=1

## References

- Part 4 Combinational Circuits, BBM231 Lecture Notes
- Verilog HDL A Brief Introduction Fall 2022, BBM233 Lecture Notes