



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2022 FALL

Experiment 4 - Combinational Circuits in Verilog

December 10, 2022


Student name:
Nurullah BAŞER

Student Number:
b2200356077


1 Problem Definition

In this assignment, a 4-bit Adder/Subtractor was done with Verilog. When designing this, 2's Complementer, 4-bit Full Adder and 4-bit 2x1 Multiplexer were also made at the same time. The accuracy of the designed circuits was tested by creating test benches.


The diagram at the bottom is a schematic representation of the 4-bit Adder/Subtractor is made.




The diagram at the bottom is a schematic representation of the 4-bit Full Adder is made.



The diagram at the bottom is a schematic representation of the 4-bit Multiplexer is made.



The diagram at the bottom is a schematic representation of the 2's Complementer is made.



2 Solution Implementation

2's Complement:

```
1 module two_s_complement(In,Out);
2     input [3:0] In;
3     output [3:0] Out;
4
5     assign Out = (~In) + 1;
6 endmodule
```

1-Bit Full Adder:

```
1 module full_adder(
2     input A,
3     input B,
4     input Cin,
5     output S,
6     output Cout
7 );
8
9     assign S = A ^ B ^ Cin;
10    assign Cout = (A & B) | (Cin & A) | (Cin & B);
11
12 endmodule
```

4-Bit Full Adder:

```
1 module four_bit_rca(
2     input [3:0] A,
3     input [3:0] B,
4     input Cin,
5     output [3:0] S,
6     output Cout
7 );
8
9
10    wire[2:0] Carries;
11    full_adder A1(.A(A[0]), .B(B[0]), .Cin(Cin), .S(S[0]), .Cout(Carries[0]));
12    full_adder A2(.A(A[1]), .B(B[1]), .Cin(Carries[0]), .S(S[1]), .Cout(Carries[1]));
13    full_adder A3(.A(A[2]), .B(B[2]), .Cin(Carries[1]), .S(S[2]), .Cout(Carries[2]));
14    full_adder A4(.A(A[3]), .B(B[3]), .Cin(Carries[2]), .S(S[3]), .Cout(Cout));
15
16 endmodule
```

4-Bit Multiplexer:

```
1 module four_bit_2x1_mux(In_1, In_0, Select, Out);
2     input [3:0] In_1;
3     input [3:0] In_0;
4     input Select;
```

```

5         output [3:0] Out;
6
7
8         assign Out = Select ? In_1 : In_0;
9     endmodule

```

4-Bit Adder-Subtractor:

```

1 module four_bit_adder_subtractor(A, B, subtract, Result, Cout);
2     input [3:0] A;
3     input [3:0] B;
4     input subtract;
5     output [3:0] Result;
6     output Cout;
7
8
9
10    wire[3:0] negatif_B;
11    wire[3:0] sub_or_add_B;
12
13    two_s_complement make_negatif(B,negatif_B);
14    four_bit_2x1_mux sub_or_add(negatif_B,B,subtract,sub_or_add_B);
15    four_bit_rca result(A,sub_or_add_B,1'B0,Result,Cout);
16
17 endmodule

```

3 Testbench Implementation

2's Complement Testbench:

```

1 `timescale 1ns/10ps
2 module two_s_complement_tb;
3
4
5     reg [3:0] In;
6     reg [3:0] count = 4'b0000;
7     wire [3:0] Out;
8
9     two_s_complement DUT(.In(In), .Out(Out));
10
11    initial begin
12        $dumpfile("two_s_complement.vcd");
13        $dumpvars;
14        for(integer i=0;i<16;i++) begin
15            {In[3],In[2],In[1],In[0]} = count;
16            count += 1;
17            #10;
18        end

```

```

19         $finish;
20     end
21 endmodule

```

1-Bit Full Adder Testbench:

```

1  `timescale 1 ns/10 ps
2  module full_adder_tb;
3
4
5      reg A;
6      reg B;
7      reg Cin;
8      wire S;
9      wire Cout;
10
11      full_adder DUT(A,B,Cin,S,Cout);
12
13      initial begin
14
15          $dumpfile("full_adder.vcd");
16          $dumpvars;
17          for(integer i = 0; i < 2; i++) begin
18              Cin = i;
19              for(integer j = 0; j < 2; j++) begin
20                  A = j;
21                  for(integer h = 0; h < 2; h++) begin
22                      B = h;
23                      #100;
24                  end;
25              end;
26          end;
27      end;
28
29 endmodule

```

4-Bit Full Adder Testbench:

```

1  `timescale 1 ns/10 ps
2  module four_bit_rca_tb;
3
4      reg[3:0] A,B;
5      reg Cin;
6
7      wire[3:0] S;
8      wire Cout;
9
10      four_bit_rca DUT(A,B,Cin,S,Cout);
11
12      initial begin

```

```

13     $dumpfile("four_bit_rca.vcd");
14     $dumpvars;
15
16     for(integer i = 0; i < 2; i++) begin
17         Cin = i;
18         for(integer j = 0; j < 16 ; j++) begin
19             A = j;
20             for(integer h = 0; h < 16; h++) begin
21                 B = h;
22                 #100;
23             end;
24         end;
25     end;
26 end;
27
28 endmodule

```

4-Bit Multiplexer Testbench:

```

1  `timescale 1ns/10ps
2  module four_bit_2x1_mux_tb;
3
4
5      reg [3:0] In_0;
6      reg [3:0] In_1;
7      reg Select;
8      wire [3:0] Out;
9
10     four_bit_2x1_mux DUT(In_1,In_0,Select,Out);
11
12     initial begin
13         $dumpfile("four_bit_2x1_mux.vcd");
14         $dumpvars;
15         for(integer s = 0; s < 2 ; s++) begin
16             Select = s;
17             for(integer i = 0; i < 16 ; i++) begin
18                 In_1 = i;
19                 for(integer j = 0; j < 16 ; j++) begin
20                     In_0 = j;
21                     #100;
22                 end;
23             end;
24         end;
25     end;
26
27 endmodule

```

4-Bit Adder-Subtractor Testbench:

```

1  `timescale 1ns/1ps

```

```

2  module four_bit_adder_subtractor_tb;
3
4
5      reg[3:0] A,B;
6      reg subtract;
7      output[3:0] Result;
8      output Cout;
9
10     four_bit_adder_subtractor DUT(A,B,subtract,Result,Cout);
11
12
13     initial begin
14         $dumpfile("four_bit_adder_subtractor.vcd");
15         $dumpvars;
16
17         for(integer s = 0; s < 2; s++) begin
18             subtract = s;
19             for(integer j = 0; j < 16; j++) begin
20                 A = j;
21                 for(integer h = 0; h < 16; h++) begin
22                     B = h;
23                     #100;
24                 end;
25             end;
26         end;
27     end;
28
29
30 endmodule

```


4 Results




Figure 1: Resulting Waveform from 2's Complement




Figure 2: Resulting Waveform from 1-bit Full Adder




Figure 3: Resulting Waveform from 4-bit Full Adder




Figure 4: Resulting Waveform from 4-bit Multiplexer




Figure 5: Resulting Waveform from 4-bit Adder-Subtractor (Subtract = 0)




Figure 6: Resulting Waveform from 4-bit Adder-Subtractor (Subtract = 1)

Some input-output examples made with 4-bit Adder-Subtractor

<code>A[3:0] = 0011</code>	<code>A[3:0] = 0111</code>	<code>A[3:0] = 0011</code>	<code>A[3:0] = 1100</code>
<code>B[3:0] = 0100</code>	<code>B[3:0] = 1100</code>	<code>B[3:0] = 0111</code>	<code>B[3:0] = 1000</code>
<code>Cout = 0</code>	<code>Cout = 1</code>	<code>Cout = 0</code>	<code>Cout = 1</code>
<code>Result[3:0] = 0111</code>	<code>Result[3:0] = 0011</code>	<code>Result[3:0] = 1100</code>	<code>Result[3:0] = 0100</code>
<code>subtract = 0</code>	<code>subtract = 0</code>	<code>subtract = 1</code>	<code>subtract = 1</code>

References

- Part 4 - Combinational Circuits, BBM231 Lecture Notes
- Verilog HDL A Brief Introduction Fall 2022, BBM233 Lecture Notes