

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BBM233 Logic Design Lab - 2022 Fall


Experiment 5 - Sequential Circuits

January 1, 2023

Student name: Nurullah Başer Student Number: b2200356077

1 Problem Definition

For this experiment, I design a Binary/Gray Code Counter circuit using Verilog. The circuit should be designed to count up in binary or gray code depending on the 1-bit mode input variable, as illustrated in the state diagram below. If mode is 0, it should count in natural binary, otherwise it should count in gray code. The circuit you design should also have another 1-bit input variable reset, which resets the circuit state to the start state 000.




The counter state diagram is illustrated in the figure above. It has eight states, three 1-bit inputs, reset, mode, and clk, and a 3-bit output count that outputs the current state of the counter. Since there are eight states, we need to use three flip flops.

TABLE OF FLIP FLOPS

A	В	C	MODE	A'	B¹ ↓	C'	Da 💆	Db 💆	Dc 🐷	Ja 💂	Ka 🗸	Jb 🐷	Kb 🐷	Jc 🐷	Kc 🐷
0	0	0	0	0	0	1	0	0	1	0	X	0	Х	1	X
0	0	0	1	0	0	1	0	0	1	0	x	0	X	1	X
0	0	1	0	0	1	0	0	1	0	0	х	1	х	х	1
0	0	1	1	0	1	1	0	1	1	0	X	1	X	X	0
0	1	0	0	0	1	1	0	1	1	0	х	х	0	1	Х
0	1	0	1	1	1	0	1	1	0	1	X	x	0	0	X
0	1	1	0	1	0	0	1	0	0	1	х	х	1	х	1
0	1	1	1	0	1	0	0	1	0	0	X	x	0	X	1
1	0	0	0	1	0	1	1	0	1	х	0	0	х	1	X
1	0	0	1	0	0	0	0	0	0	x	1	0	X	0	X
1	0	1	0	1	1	0	1	1	0	х	0	1	х	X	1
1	0	1	1	1	0	0	1	0	0	х	0	0	X	х	1
1	1	0	0	1	1	1	1	1	1	х	0	х	0	1	X
1	1	0	1	1	1	1	1	1	1	х	0	X	0	1	X
1	1	1	0	0	0	0	0	0	0	х	1	х	1	х	1
1	1	1	1	1	0	1	1	0	1	х	0	x	1	х	0


K-MAPS AND FORMULAS




Da(A, B, C, Mode) = BC'Mode + A'BCMode' + AB'Mode' + ACMode + AC'Mode'




Db(A, B, C, Mode) = BC' + B'CMode' + A'CMode




Dc(A, B, C, Mode) = A'B'Mode + C'Mode' + ABMode




Ja(A, B, C, Mode) = BC'Mode + BCMode'




Ka(A, B, C, Mode) = B'C'Mode + BCMode'




Jb(A, B, C, Mode) = A'C + CMode'



Kb(A, B, C, Mode) = CMode' + AC




 $Jc(A,\,B,\,C,\,Mode) = A'B' + Mode' + AB$




Kc(A, B, C, Mode) = Mode' + A'B + AB'

CIRCUITS OF FLIP FLOPS



CIRCUIT OF D FLIP FLOP



CIRCUIT OF JK FLIP FLOP

2 Solution Implementation

```
1 module dff_sync_res(D, clk, sync_reset, Q);
2    input D;
3    input clk;
4    input sync_reset;
5    output reg Q;
6
7    always @(posedge clk) begin
8    if (sync_reset) // if reset is 1 than Q equals 0
```

```
Q <= 1, b0;
9
           {\tt else} // if reset is 0 than Q equals D
10
                Q \ll D;
11
12
       end
13
   endmodule
14
   module jk_sync_res(J, K, clk, sync_reset, Q);
       input J;
2
       input K;
3
       input clk;
4
       input sync_reset;
       output reg Q;
6
       always @(posedge clk) begin
           if (sync_reset) //if reset is 1 than Q = 0
                Q <= 1, b0;
10
           else begin
11
                if (J && K) // 11 = complement
                    Q <= ^{\sim}Q;
13
                else if (J && !K) // 10 reset
14
                    Q <= 1'b1;
15
                else if (!J && K) // 01 set
                    Q <= 1, b0;
17
           end
       end
19
20
   endmodule
21
   module counter_d(input reset, input clk, input mode, output [2:0] count);
       // This module implements a 3-bit counter using D flip-flops
       // Input determines count based on mode and current count values
3
4
       // First D flip-flop in the counter
5
       dff_sync_res dffA((~mode & ~count[2] & count[1] & count[0]) |
6
       (~mode & count[2] & ~count[0]) |
       (~mode & count[2] & ~count[1]) |
8
       (mode & count[1] & ~count[0]) |
       (mode & count[2] & count[0]),
10
       clk, reset, count[2]);
11
12
       // Second D flip-flop in the counter
       dff_sync_res dffB((count[1] & ~count[0]) |
14
       (~mode & ~count[1] & count[0]) |
       (mode & ~count[2] & count[0]),
16
       clk, reset, count[1]);
17
18
       // Third D flip-flop in the counter
19
```

```
dff_sync_res dffC((~mode & ~count[0]) |
20
       (mode & ~count[2] & ~count[1]) |
21
       (mode & count[2] & count[1]),
22
       clk, reset, count[0]);
23
24
   endmodule
25
   module counter_jk(input reset, input clk, input mode, output [2:0] count);
       // This module implements a 3-bit counter using JK flip-flops
       // J and K inputs determine count based on mode and current count values
3
4
       // First JK flip-flop in the counter
       jk_sync_res jkffA(
6
            (count[1] & ~count[0] & mode) | (count[1] & count[0] & ~mode),
            (\text{``count}[1] \& \text{``count}[0] \& \text{mode}) | (count[1] \& count[0] \& \text{``mode}),
9
           reset,
10
            count[2]
11
       );
12
13
       // Second JK flip-flop in the counter
14
       jk_sync_res jkffB(
15
            (count[0] & ~mode) | (~count[2] & count[0]),
            (count[2] & count[0]) | (count[0] & ~mode),
17
18
            clk,
           reset,
19
            count[1]
20
       );
21
       // Third JK flip-flop in the counter
       jk_sync_res jkffC(
24
            ("count[2] & "count[1]) | (count[2] & count[1]) | ("mode),
25
            ("count[2] & count[1]) | (count[2] & "count[1]) | ("mode),
26
            clk,
27
            reset,
28
            count[0]
30
       );
31
   endmodule
32
```

3 Testbench Implementation

I start with a reset at first. Then I make reset to 0 and try binary counter and gray counter. After testing and seeing the accuracy, I make reset 1 again and activate it.

```
1 'timescale 1ns/1ps
```

```
3 module counter_tb;
  reg reset, clk, mode;
       wire [2:0] count;
       integer i = 0;
7
       //counter_d uut(reset, clk, mode, count);
       counter_jk c1(reset, clk, mode, count);
9
       initial begin
11
12
           $dumpfile("counter.vcd");
           $dumpvars;
13
           reset = 1;#50; // in the beginning reset is 1 and system is closed
14
           reset = 0;#420; // reset is 0 for running code
15
           reset = 1; #50; // at the beginning reset is 1 and system is closed
16
           $finish;
17
       end
18
19
       initial begin // clock timer
20
           clk = 0;
           forever begin
22
                #10;
23
                clk = ~clk;
24
           end
25
       end
26
27
       always@(posedge clk) begin //if i is below than 12 make mode 0 for running
28
       //binary counter else make mode 1 for running gray counter
29
           #10;
30
           mode = i < 12 ? 0 : 1;
           i = i+1;
32
33
       end
34
  endmodule
```

4 Results




Figure 1: Resulting Waveform with D FlipFlop



Figure 2: Resulting Waveform with J-K FlipFlop

If the reset value is 0, the system is closed. When reset is 1, we do the next state finding process according to the mode. If the mode is 0, we find it as binary, if the mode is 1, we find it as gray.

Natural Binary Counter = 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - ...

Gray Counter = $0 - 1 - 3 - 2 - 6 - 7 - 5 - 4 - 0 - \dots$

Decimal	Gray Code	Natural Binary
0	000	000
1	001	001
2	011	010
3	010	011
4	110	100
5	111	101
6	101	110
7	100	111