



**United International University**  
 Department of CSE  
 CSE 313: Computer Architecture  
 Final Examination  
 Fall 2021

**Time: 2 Hours**

**Full Marks: 40**

[Any examinee found adopting unfair means will be expelled from the trimester / program as per UIU disciplinary rules.]

[N.B.: Answer all the questions. Assume any data if it is not mentioned explicitly.]

1.	<p>a) Modify the block diagram for single-cycle datapath so that it can execute the following instruction “<b>sa</b>”. Note that, this instruction saves the address(<b>2000</b>) onto the PC register if the source register(<b>\$s1</b>) is greater than the source register(<b>\$s2</b>).</p> <p><b>sa \$s1,\$s2, 2000</b></p> <p>Also write down the control unit values for this instruction.</p>	[5]												
	<p>b) Modify the block diagram for a single-cycle data path and write down the control unit values for the following instruction “<b>str</b>”. The job of the given instruction is to store to the destination register(<b>\$t0</b>). It compares the two source registers (<b>\$s0 &amp;\$s1</b>) and if they are equal it stores ‘<b>0</b>’ otherwise it stores ‘<b>1</b>’.</p> <p><b>str \$t0, \$s0, \$s1</b></p>	[5]												
2.	<p>a) Consider a processor that goes through the following <b>six stages</b> to implement the “lw” instruction that you have studied in class. The time for each stage (in ps) is also shown in the table.</p> <table><tr><th>IF (Instruction Fetch)</th><th>ID (Instruction Decode)</th><th>RR(Register Read)</th><th>EXE (ALU Execution)</th><th>MEM (Memory Access)</th><th>WB (Register Write Back)</th></tr><tr><td>200</td><td>50</td><td>75</td><td>175</td><td>200</td><td>100</td></tr></table> <p>a) State the clock cycle time (<math>T_c</math>) <b>for the single cycle</b> implementation of such a processor. Using the value of <math>T_c</math>, calculate the total time taken for the following instructions to execute (Given that, initially, the register \$s0 contains 50, and the register \$s1 contains 0).</p> <p><i>loop:</i> <i>beq \$s0, \$0, exit</i> <i>add \$s1, \$s1, \$s0</i> <i>addi \$s0, \$s0, -10</i> <i>j loop</i> <i>exit:</i></p>	IF (Instruction Fetch)	ID (Instruction Decode)	RR(Register Read)	EXE (ALU Execution)	MEM (Memory Access)	WB (Register Write Back)	200	50	75	175	200	100	[5]
IF (Instruction Fetch)	ID (Instruction Decode)	RR(Register Read)	EXE (ALU Execution)	MEM (Memory Access)	WB (Register Write Back)									
200	50	75	175	200	100									

	<p>b) Suppose you have now implemented <b>basic pipelining</b> in this processor. Consider the following piece of code.</p> <pre> add \$s0, \$s0, \$t1 sub \$s0, \$s0, \$t2 lw \$s1, 20(\$t3) add \$s2, \$s1, \$s0 </pre> <p>A friend of yours explains the following about the execution time of this code:</p> <p><i>"The clock cycle time of the pipelined processor will be 50 ps, since this is the minimum time taken by any individual stage. The first instruction will require six clock cycles, and every following instruction will require one additional cycle. The total number of clock cycles will therefore be <math>6 + 1 + 1 + 1 = 9</math>. The execution time of this code will therefore be <math>9 * 50 = 450</math> ps."</i></p> <p>You are worried your friend may not pass their final examination. Explain why your friend is wrong. In your answer, clearly mention the <b>reasons</b> that your friend is wrong, along with the correct values of <b>the clock cycle time of the processor, the number of clock cycles required for the given code to execute, and the total time taken for this code. Include a timing diagram/s</b> as well.</p>	[5]
	<p>c) Suppose you have now implemented <b>bypassing</b> in your pipelined processor. State and explain the modified time required for the code in part (b) to execute. You should include a timing diagram in your answer.</p>	[3]
	<p>d) Explain how the execution time of the code in (b) can be improved <b>further</b> after bypassing has been implemented.</p>	[2]
3.	<p>a) Consider a cache memory of size <b>4KB</b> and block size having <b>4 words</b> (1 word = 4 bytes). Determine the miss rate if the following bytes are addressed sequentially.</p> <p><b>1, 2, 10, 4097, 4098, 15</b></p>	[5]
	<p>b) If we <b>change the block size</b> in Q3(a) to <b>8 words</b>, find out the miss rate for similar memory address access. Find out the miss rate.</p>	[5]
	<p>c) Compare the miss rate in Q3(a) &amp; Q3(b) and explain the <b>principle of locality</b>.</p>	[3]
	<p>d) If the block size in <b>16 words</b> then find the actual size of the cache in unit of bit.</p>	[2]