

Department of Electronic & Telecommunication Engineering University
of Moratuwa

EN 2111 – Electronics Circuit Design

UART TRANSCEIVER USING FPGA



Index number	Name
200010J	ABSAR M.I.A.
200014B	AHAMED M.B.S.A.
200022X	AMANA M.A.N.

This report is submitted in partial fulfillment of the requirements for the module -
EN 2111

July 2023

Abstract

UART (Universal Asynchronous Receiver Transmitter) is a communication protocol used for serial communication between two devices. It is commonly used to transmit and receive data between an FPGA and other devices such as microcontrollers, computers, and sensors. This report provides an overview of UART, its functionality, and code examples for implementing UART in an FPGA using Verilog.

1. Introduction to UART

UART is referred to as Universal Asynchronous Serial Transmitter. It is also referred to as Serial Port, COM port and RS-232 Interface. UART operates in an asynchronous manner, meaning it does not rely on a clock signal to synchronize data transmission. Instead, it sends data one bit at a time over a single wire. UART parameters that need to be set for proper communication include:


- Baud Rate: Determines the rate at which data is transmitted.
- Number of Data Bits: Typically set to 7 or 8.
- Parity Bit: Optional error-checking bit.
- Stop Bits: Number of bits at the end of each data frame.
- Flow Control: Optional mechanism for managing data flow.

To recover data correctly it must be sampled, because a clock is not sent along with the data of asynchronous interfaces. Moreover, data sampling rate must be eight times faster than the rate of the data bits. Hence faster sampling clock can be used.

2. Method

Sampling Data in an FPGA:

To receive data correctly in an FPGA, the receiver must sample the data at the right time. In UART, the FPGA continuously samples the line and looks for the start bit (a transition from high to low). After detecting the start bit, the FPGA waits for one-half of a bit period and then samples the data at regular bit intervals based on the baud rate.



The code given below is structured as the shown data stream. This code is for one Start Bit, one Stop Bit, eight Data Bits, and no parity. The transmitter modules below both have a signal called `o_tx_active` which is used to infer a tri-state buffer for half-duplex communication. The selection of the duplex mode depends on the application.

It needs to be sampled at least eight times faster than the rate of the data bits. This means that for an 115200 baud UART, the data needs to be sampled at at least 921.6 KHz ($115200 \text{ baud} * 8$). A faster sampling clock can be used.

Transmitter:

The transmitter converts the 8-bit parallel data into serial data and adds start bit at start of the data frame and stop bit at the end of the data frame.

Serializing Data:

Serializing data refers to the process of converting parallel data into a serial bit stream. In a UART implementation, this is achieved by sending each bit one at a time in a sequential manner. The data is usually transmitted LSB (Least Significant Bit) first, followed by the subsequent bits until all bits are transmitted.

Receiver:

The receiver module in a UART implementation is responsible for converting the received serial data back into parallel data. It performs the reverse process of the transmitter.

3. UART Implementation in Verilog:

The following sections provide codes for implementing UART in Verilog.

Testbench:

A testbench is used to simulate the functionality of the UART transmitter and receiver. The testbench in the appendix simulates both the Transmitter and Receiver code. It works at 115200 baud. A test bench is only used for simulation only and cannot be used to synthesize into functional FPGA code.

RTL Code of UART

```

1 module uart(input wire [7:0] data_in, //input data
2             input wire wr_en,
3             input wire clear,
4             input wire clk_50m,
5             output wire Tx,
6             output wire Tx_busy,
7             input wire Rx,
8             output wire ready,
9             input wire ready_clr,
10            output wire [7:0] data_out,
11            output [7:0] LEDR,
12            output wire Tx2//output data
13            );
14    assign LEDR = data_in;
15    assign Tx2 = Tx;
16    wire Txclk_en, Rxclk_en;
17    baudrate uart_baud(      .clk_50m(clk_50m),
18                            .Rxclk_en(Rxclk_en),
19                            .Txclk_en(Txclk_en)
20                            );
21    transmitter uart_Tx(      .data_in(data_in),
22                            .wr_en(wr_en),
23                            .clk_50m(clk_50m),
24                            .clken(Txclk_en), //We assign Tx clock to enable clock
25                            .Tx(Tx),
26                            .Tx_busy(Tx_busy)
27                            );
28    receiver uart_Rx(      .Rx(Rx),
29                            .ready(ready),
30                            .ready_clr(ready_clr),
31                            .clk_50m(clk_50m),
32                            .clken(Rxclk_en), //We assign Tx clock to enable clock
33                            .data(data_out)
34                            );
35
36 endmodule
37

```

```

1 //This is a baud rate generator to divide a 50MHz clock into a 115200 baud Tx/Rx pair.
2 //The Rx clock oversamples by 16x.
3
4 module baudrate (input wire clk_50m,
5                 output wire Rxclk_en,
6                 output wire Txclk_en
7                 );
8 //Our Testbench uses a 50 MHz clock.
9 //Want to interface to 115200 baud UART for Tx/Rx pair
10 //Hence, 50000000 / 115200 = 435 Clocks Per Bit.
11 parameter RX_ACC_MAX = 50000000 / (115200 * 16);
12 parameter TX_ACC_MAX = 50000000 / 115200;
13 parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
14 parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
15 reg [RX_ACC_WIDTH - 1:0] rx_acc = 0;
16 reg [TX_ACC_WIDTH - 1:0] tx_acc = 0;
17
18 assign Rxclk_en = (rx_acc == 5'd0);
19 assign Txclk_en = (tx_acc == 9'd0);
20
21 always @(posedge clk_50m) begin
22     if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH - 1:0])
23         rx_acc <= 0;
24     else
25         rx_acc <= rx_acc + 5'b1; //increment by 00001
26 end
27
28 always @(posedge clk_50m) begin
29     if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH - 1:0])
30         tx_acc <= 0;
31     else
32         tx_acc <= tx_acc + 9'b1; //increment by 000000001
33 end
34
35 endmodule
36

```

UART Transmitter

```
1 module transmitter(      input wire [7:0] data_in, //input data as an 8-bit register/vector
2                          input wire wr_en, //enable wire to start
3                          input wire clk_50m,
4                          input wire clken, //clock signal for the transmitter
5                          output reg Tx, //a single 1-bit register variable to hold transmitting bit
6                          output wire Tx_busy //transmitter is busy signal
7                          );
8
9 initial begin
10     Tx = 1'b1; //initialize Tx = 1 to begin the transmission
11 end
12 //Define the 4 states using 00,01,10,11 signals
13 parameter TX_STATE_IDLE = 2'b00;
14 parameter TX_STATE_START = 2'b01;
15 parameter TX_STATE_DATA = 2'b10;
16 parameter TX_STATE_STOP = 2'b11;
17
18 reg [7:0] data = 8'h00; //set an 8-bit register/vector as data, initially equal to 00000000
19 reg [2:0] bit_pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 000
20 reg [1:0] state = TX_STATE_IDLE; //state is a 2 bit register/vector, initially equal to 00
21
22 always @(posedge clk_50m) begin
23     case (state) //Let us consider the 4 states of the transmitter
24     TX_STATE_IDLE: begin //We define the conditions for idle or NOT-BUSY state
25         if (~wr_en) begin
26             state <= TX_STATE_START; //assign the start signal to state
27             data <= data_in; //we assign input data vector to the current data
28             bit_pos <= 3'h0; //we assign the bit position to zero
29         end
30     end
31     TX_STATE_START: begin //We define the conditions for the transmission start state
32         if (clken) begin
33             Tx <= 1'b0; //set Tx = 0 after transmission has started
34             state <= TX_STATE_DATA;
35         end
36     end
37     TX_STATE_DATA: begin
38         if (clken) begin
39             if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits have been transmitted from 0 to 7
40                 state <= TX_STATE_STOP; // when bit position has finally reached 7, assign state to stop transmission
41             else
42                 bit_pos <= bit_pos + 3'h1; //increment the bit position by 001
43             Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from 0-7
44         end
45     end
46     TX_STATE_STOP: begin
47         if (clken) begin
48             Tx <= 1'b1; //set Tx = 1 after transmission has ended
49             state <= TX_STATE_IDLE; //Move to IDLE state once a transmission has been completed
50         end
51     end
52     default: begin
53         Tx <= 1'b1; // always begin with Tx = 1 and state assigned to IDLE
54         state <= TX_STATE_IDLE;
55     end
56 endcase
57 end
58
59 assign Tx_busy = (state != TX_STATE_IDLE); //We assign the BUSY signal when the transmitter is not idle
60
61 endmodule
62
```

UART Receiver

```


1  module receiver (input wire Rx,
2
3                      output reg ready,
4                      input wire ready_clr,
5                      input wire clk_50m,
6                      input wire clken,
7                      output reg [7:0] data
8                      );
9
10 initial begin
11     ready = 1'b0; // initialize ready = 0
12     data = 8'b0; // initialize data as 00000000
13 end
14
15 // Define the 4 states using 00,01,10 signals
16 parameter RX_STATE_START = 2'b00;
17 parameter RX_STATE_DATA = 2'b01;
18 parameter RX_STATE_STOP = 2'b10;
19
20 reg [1:0] state = RX_STATE_START; // state is a 2-bit register/vector, initially equal to 00
21 reg [3:0] sample = 0; // This is a 4-bit register
22 reg [3:0] bit_pos = 0; // bit position is a 4-bit register/vector, initially equal to 000
23 reg [7:0] scratch = 8'b0; // An 8-bit register assigned to 00000000
24
25 always @(posedge clk_50m) begin
26     if (ready_clr)
27         ready <= 1'b0; // This resets ready to 0
28
29     if (clken) begin
30         case (state) // Let us consider the 3 states of the receiver
31             RX_STATE_START: begin // We define conditions for starting the receiver
32                 if (!Rx || sample != 0) // start counting from the first low sample
33                     sample <= sample + 4'b1; // increment by 0001
34                 if (sample == 15) begin // once a full bit has been sampled
35                     state <= RX_STATE_DATA; // start collecting data bits
36                     bit_pos <= 0;
37                     sample <= 0;
38                     scratch <= 0;
39                 end
40             end
41             RX_STATE_DATA: begin // We define conditions for starting the data collecting
42                 sample <= sample + 4'b1; // increment by 0001
43                 if (sample == 4'h8) begin // we keep assigning Rx data until all bits have 01 to 7
44                     scratch[bit_pos[2:0]] <= Rx;
45                     bit_pos <= bit_pos + 4'b1; // increment by 0001
46                 end
47                 if (bit_pos == 8 && sample == 15) // when a full bit has been sampled and
48                     state <= RX_STATE_STOP; // bit position has finally reached 7, assign state to stop
49             end
50             RX_STATE_STOP: begin
51                 /*
52                 * Our baud clock may not be running at exactly the
53                 * same rate as the transmitter. If we think that
54                 * we're at least half way into the stop bit, allow
55                 * transition into handling the next start bit.
56                 */
57                 if (sample == 15 || (sample >= 8 && !Rx)) begin
58                     state <= RX_STATE_START;
59                     data <= scratch;
60                     ready <= 1'b1;
61                     sample <= 0;
62                 end
63                 else begin
64                     sample <= sample + 4'b1;
65                 end
66             end
67             default: begin
68                 state <= RX_STATE_START; // always begin with state assigned to START
69             end
70         endcase
71     end
72 end
73 endmodule

```


Testbench for UART


```
1 //This is a simple testbench for UART Tx and Rx.
2 //The Tx and Rx pins have been connected together creating a serial loopback.
3 //We check if we receive what we have transmitted by sending incrementing data bytes.
4
5 //It sends out byte 0xAB over the transmitter
6 //It then exercises the receive by receiving byte 0x3F
7 //`include "uart.v"
8
9 module uart_TB();
10
11     reg [7:0] data = 0;
12     reg clk = 0;
13     reg enable = 0;
14
15     wire Tx_busy;
16     wire rdy;
17     wire [7:0] Rx_data;
18
19     wire loopback;
20     reg ready_clr = 0;
21
22     uart test_uart(.data_in(data),
23                   .wr_en(enable),
24                   .clk_50m(clk),
25                   .Tx(loopback),
26                   .Tx_busy(Tx_busy),
27                   .Rx(loopback),
28                   .ready(ready),
29                   .ready_clr(ready_clr),
30                   .data_out(Rx_data)
31                   );
32
33     initial begin
34         $dumpfile("uart.vcd");
35         $dumpvars(0, uart_TB);
36         enable <= 1'b1;
37         #2 enable <= 1'b0;
38     end
39
40     always begin
41         #1 clk = ~clk;
42     end
43
44     always @(posedge ready) begin
45         #2 ready_clr <= 1;
46         #2 ready_clr <= 0;
47         if (Rx_data != data) begin
48             $display("FAIL: rx data %x does not match tx %x", Rx_data, data);
49             $finish;
50         end
51         else begin
52             if (Rx_data == 8'h2) begin //Check if received data is 11111111
53                 $display("SUCCESS: all bytes verified");
54                 $finish;
55             end
56             data <= data + 1'b1;
57             enable <= 1'b1;
58             #2 enable <= 1'b0;
59         end
60     end
61 endmodule
```

Timing Diagrams




Oscilloscope output

Bit stream: 00001111



Bit stream: 00001010



Bit Stream: 00000101

