

Computer Arithmetic

→ There are 3 ways of representing negative fixed pt. binary no's.

1) Signed magnitude

2) " 1's complement

3) " 2's "

→ Most computers use the signed 1's comp.. representation when performing arithmetic operations with integers.

→ For floating pt operation, most computers use the signed-mag.. representation for the mantissa.

Addition & subtraction with signed - mag. formatAddition & subtraction algorithm:-

→ When the signs of A and B are identical (different) add the two magnitudes and attach the sign of A to the result.

→ When the signs of A and B are different (identical), compare the magnitudes and subtract the smaller number from the larger.

→ If the two choose the sign of the result to be same as A if $A > B$ or the complement of the sign of A if $A < B$.

If the two mag.. are equal, subtract B from A and make the sign of the result positive.


→ Two borrow algorithms are similar except for the sign comparison

Hardware implementation:-

→ To implement the two arithmetic operation with hardware,

the two nos are stored in reg's. Let A and B be two reg's that hold the mag.. of the no.

- As & Bs be two FF's that hold corresponding signs. The result of the operation is transferred to a 3rd reg, A E. As. A E. As reg called as accumulator.
- + First a parallel adder is needed to perform micro operation A+B. Second comparator CM is needed to establish if A>B, A=B, A<B.
- Third, a two parallel subtractor circs are needed to perform the operations, A-B & B-A. The sign relationship can be determined from an XOR gate with As & Bs as inputs.
- This procedure requires a magnitude Comparator, an adder and two subtractors.
- Subtraction can be accomplished by means of complement and add.
- Second, the result of comparison can be determined from the end carry after the subtraction.



hardware for signed-magnitude addition & subtraction

- It consists of reg's A & B and sign FF's As & Bs. Subtraction is done by adding A to the 2's comp. of B. The clip carry is transferred to FF 'E'. The add-operation is latched held

the overflow bit when A and B are added.

Per Arreg \rightarrow The addition of A + B is done through the parallel adder. The sum (S) o/p of the adder is applied to the i/p of the A reg.

\rightarrow The complementer provides an o/p of B (00 the complement of B) depending on the state control of the mode control m.

\rightarrow The complementer consists of x-OR gates and the parallel adder consists of full adder.

\rightarrow The m signal is also applied to the i/p carry of the adder. When $m=0$, the o/p of B is transferred to the adder, the i/p carry is 0, and the o/p of the adder is equal to the sum $A+B$.

\rightarrow When $m=1$, the 1's comp. of B is applied to the adder, the i/p carry is 1, and o/p is $A+\bar{B}+1$. This is equal to A plus the 2's comp. of B. which is equivalent to the subtraction $A-B$.

Hardware Algorithm

\rightarrow The two signs As & Bs are compared by an x-OR gate.

\rightarrow If the o/p of the gate is '0', the signs are identical.


If it is '1', the signs are different.

\rightarrow For an add operation, identical signs indicate that the magnitudes are added.

For sub.. operation, different signs indicate that the mag. are added. The mag. are added with a micro operati EA $\leftarrow A+B$, EA is a reg that combines f and A.

Subtract

- The carry in ϵ after the addition constitutes an overflow if it is equal to 1, i.e. it is transferred into add-overflow FF (AVF).
- The two mags are subtracted, by adding A to the 2's comp. of B. NO OF can occur if the no's are subtracted. SO AVF = 0.
- A '1' in ϵ indicates that $A \geq B$. \rightsquigarrow (continues)
A '0' in " " " $A < B$. FOR this case it is necessary to take 2's comp. of the value in A. This operation can be done with one micro operation $A \leftarrow \bar{A} + 1$.
- and the no' in A is the correct result. If $A' = 0$, the sign As must be made positive.
- A neg has micro operations complement & increment. SO the 2's comp. is obtained from these two microoperations.
- When $A < B$, the sign of the result is complement of the original sign of A.
- The final result is found in reg A' & its sign in As.



X-OR	
A	B
0	0
0	1
1	0
1	1

flow chart for add & sub operations.

Addition & sub - of signed - mag .. no's

Operation	Add mag..		Subtract mag..	
	when A > B	A < B	A = B	A = B
(+A) + (+B)	+ (A + B)	-	-	-
(+A) + (-B)	-	+ (A - B)	- (B - A)	+ (A - B)
(-A) + (+B)	-	-	+ (B - A)	-
(-A) + (-B)	- (A + B)	-	- (A - B)	+ (A - B)
<u>+A</u> - (+B)	-	-	+ (A - B)	-
+A - (-B)	+ (A + B)	-	- (B - A)	+ (A - B)
-A - (+B)	- (A + B)	-	-	-

$(-A) - (-B)$

$$- (A - B) + (B - A) + (A - B)$$

b1
R2

Addition & subtraction with signed 2's comp. data:

- The left most bit of a binary no' represents the sign bit. '0' for +ve & '1' for -ve.
- The addition of two no's in signed 2's comp.. form consists of adding the no's with sign bits.
- The subtraction consists of first taking the 2's comp.. of the Subtrahend and then adding it to the minuend.





Fig: H/W for Signed 2's comp.. addition & subtraction



- Comparing above algorithm with signed mag. representation, in signed 2's comp.. representation it is much simpler to add & subtract no's if the no's are -ve.
- For this reason most computers use signed 2's comp.. method rather than signed mag. representation.

multiplication algorithm:-

→ multiplication of two fixed pt binary no's in signed mag. representation is done with paper & pencil by a process of successive shift & add operation.

$$\begin{array}{r}
 \begin{array}{r} 10111 \\ \times 10011 \end{array} \\
 \hline
 \begin{array}{r}
 10111 \\
 10111 \\
 00000 \\
 00000 \\
 \hline
 10111 \\
 \hline
 110110101
 \end{array}
 \end{array}
 \begin{array}{l} \text{multiplicand} \\ \text{multiplier} \\ \text{product} \end{array}$$

H/W implementation for Signed-mag. Data:

→ The multiplier is stored in 'Q' reg & its sign is stored in 'Q^s' reg. The sequence counter (sc) is initially set to a no' equal to no.of bits in the multiplier.


→ The counter is decremented by 1 after forming each partial product. When the counter value reaches to zero, the process stops.

→ Initially, the multiplicand is in reg 'B' and multiplier is in 'Q'. The sum of A & B forms a partial product which is

transferred to EA Reg.

→ Both partial product and multiplier are shifted to right.

The LSB of A is shifted into most position of Q, the bit from 'E' is shifted into the most significant position of 'A', and '0' is shifted into E.



Hardwall Algorithm


→ Initially multiplicand is in 'B' reg & multiplier in 'Q' reg. Signs are stored in B & Q_s reg. Reg A & C are cleared. sc is set to a no. Equal to the no. of bits of the multiplier.


→ Assume that operands are transferred to reg's from a memory unit, that has words of n bits. Operand must be stored with its sign. In the word one of the bit is sign bit & magnitude consists of n-1 bits.

→ After the initialization, the MSB of the multiplier in 'Q' is tested. If it is '1', the multiplicand in 'B' is added to the present partial product in A. If it is '0', nothing is done.

→ EA & reg's all shifted towards right by one bit position. It forms new partial product. The sc is ↓ by 1 and its new value checked. If it is not equal to zero, the process is repeated until sc=0. Final product is available in both A & Q.

A holds msb's & 'Q' holds the least significant bits.





$$\begin{array}{r}
 B \rightarrow 10111 \rightarrow 23 \\
 Q \rightarrow 10011 \rightarrow 19 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 23 \\
 + 19 \\
 \hline
 43
 \end{array}$$

- multiplicand $B = 10111$ E A Q sc

multiplicand in Q

0	00000	10011	101
---	-------	-------	-----

$Q_n = 1$, add B

0	10111		
---	-------	--	--

First Partial Product

0	01011	11001	100
---	-------	-------	-----

shift right EAQ

10111	*		
-------	---	--	--

$Q_n = 1$, add B

1111			
------	--	--	--

second partial product

--00010			
---------	--	--	--

shift right EAQ

0	10001	01100	
---	-------	-------	--

$Q_n = 0$, SHR EAQ

0	01000	10110	
---	-------	-------	--

$Q_n = 0$ SHR EAQ

0	00100	01011	
---	-------	-------	--

$Q_n = 1$, add B

10111	*		
-------	---	--	--

fifth partial product

0	1101	10101	000
---	------	-------	-----


SHR EAQ

0	01101	10101	000
---	-------	-------	-----

Booth multiplication Algorithm

- with the help of B.M.A., multiplying binary integers in signed 2's comp. form.
- It operates that the strings of 0's in the multiplex require no addition, just shifting.
- string of 1's in the multiplex from bit weight 2^k to 2^m can be treated as $2^{k+1} - 2^m$.
- For Ex: the binary no' 1001110 (+14) has a string of 1's from 2^3 to 2^1 ($k=3, m=1$). The no' can be represented as $2^{k+1} - 2^m = 2^4 - 2^1 = 16 - 2 = 14$.
- Therefore, the multiplication $m \times 14$, where 'm' is the multiplicand and 14 is the multiplier. It can be done as $m \times 2^4 - m \times 2^1$. This product can be obtained by shifting the binary multiplicand 'm' 4 times to left and subtracting 'm' shifted to 1 time.
- This algorithm works for both true & the multipliers in 2's comp. form.

MUL BY Booth Algorithm



→ On store MSB of the multiplex in reg QR. An extra FF Q_{n+1} is appended to QR to facilitate a double bit representation of the multiplex.




Fig: Booth Algorithm for multiplication of signed 2's comp.. no's.

→ AC & Q_{n+1} bits are initially set to '0'. and SC is set to a no of bits in the multiplex. The two bits of the multiplex in Q_n & Q_{n+1} are compared.

→ If the two bits are equal to 10, a subtraction of the multiplicand from the partial product in AC.

→ If the two bits are equal to 01, the addition of the multiplicand to the partial product in AC.

→ When two bits are equal, the partial product doesn't change

10

→ Next step is Arithmetic shift right of
reg's AC, QR, Q_{n+1}. EC is ↓ by 1. Loop is
repeated, until sc = 0.

Q _n	Q _{n+1}	BR = 10111	AC	QR	Q _{n+1}	sc
		BR+1 = 01001				
1	0	Initial	00000	10011	0	101
		Subtract BR	01001			
			01001			
		ASHR	00100	11001	1	100
1	1	ASHR	00010	01100	1	011
0	1	Add BR	10111			
			11001			
		ASHR	11100	10110	0	010
0	0	ASHR	11110	01012	0	001
1	0	Sub BR	01001			
			00111			
		ASHR	00011	10101	1	000

Division Algorithm

- The divisor 'B' consists of 5-bits, and Dividend has 10-bits. The 5 msbits of the dividend are compared with the divisor. The 5-bit no' is smaller than B, we try again by taking the 6 msbits of A & compare this no' with B.
- The 6-bit no' is greater than B, we place ^ 1 for the quotient bit. The divisor is then shifted once to the right and subtracted from the dividend. The difference is called Partial remainder.
- If the Partial remainder is smaller than the divisor, the quotient will be 0, and no

Hand implementation for signed-magnitude Data

→ with the help of paper & pencil binary division is given by

$$\begin{array}{r}
 \text{Divisor} \\
 B = 10001 \\
 \times \\
 \hline
 \text{Dividend} \\
 A = 0110000000 \\
 \hline
 \begin{array}{r}
 \text{Quotient 'Q'} \\
 \rightarrow \\
 \text{Dividend 'A'} \\
 \rightarrow \\
 \text{5 bits of } A/B \\
 \rightarrow \\
 \text{--- 6 " " } A2B \\
 \hline
 \text{SHR 'B' & subtract, enter '0' in Q} \\
 \hline
 \begin{array}{r}
 010110 \\
 1000 \\
 \hline
 001010 \\
 \end{array}
 \rightarrow \text{remainder } < B, \text{ enter '0' in Q, SHR 'B'} \\
 \hline
 \begin{array}{r}
 010100 \\
 1000 \\
 \hline
 000110 \\
 \end{array}
 \rightarrow \text{remainder } < B, \text{ enter '0' in Q} \\
 \hline
 000110 \rightarrow \text{final remainder}
 \end{array}
 \end{array}$$


Binary Division with the help of Digital H/W

- EAQ reg's are now shifted towards left, '0' is inserted into Q_n , and the previous value of 'G' is lost.
- The Divisor is stored in the B reg & the double length dividend is stored in reg's A & Q. The dividend is shifted to the left, and the divisor is subtracted by adding 2's comp. value.
- If $E=1$, it signifies that $A \geq B$, quotient bit 1 is inserted into Q_n , & the partial remainder is shifted to the left & repeat the process.
- If $E=0$, it signifies that $A < B$, so quotient in Q_n remains '0'. The value of 'B' is added to 'A'. The partial remainder is shifted to the left, and the process is repeated until all 5 quotient bits are formed.
- The quotient is stored in 'Q' & remainder in 'A'.

DIVISOR $B = 10001$ $\bar{B}+1 = 01111$

	E	A	Q	Sc
Dividend		01110	00000	S
SHL EAQ	0	<u>11100</u> 01111 01011	00000	
Add $\bar{B}+1$	1			
$C=1, \text{ leave } Q_n=1$	1	01011	00001	1
SHL EAQ	0	10110	00010	
Add $\bar{B}+1$	1	<u>01111</u> 00101		
$C=1, \text{ leave } Q_n=1$	1	00101	00011	2
SHL EAQ	0	01010	00110	
Add $\bar{B}+1$	1	<u>01111</u> 11001		
$E=0, \text{ leave } Q_n=0$	0	11001	00110	2
Add B	1	<u>10001</u> 01010		
Restore remainder	1			
SHL EAQ	0	10100	01100	
Add $\bar{B}+1$	1	<u>01111</u> 00011		
$C=1$	1	00011	01101	1
Set $Q_n=1$	1	00011	01101	1
SHL EAQ	0	00110	11010	
Add $\bar{B}+1$	1	<u>01111</u> 10101		
$C=0, \text{ leave } Q_n=0$	0	10101	11010	
Add B	1	<u>10001</u> 00110		
Restore remainder	1	00110	11010	0
Neglect E				
Remainder in A		00110		
Quotient E, Q			11010	

- 102
- Divide overflow - The quotient will consist of six bits if the 5 MSB bits of the dividend constitute a no greater than the divisor.
- The quotient is to be stored in a standard 5-bit reg.
- In some older computers, the occurrence of a divide overflow stopped the computer. It is referred to as a 'Divide stop'.
- Floating pt. data can be used to ~~stop~~ avoid DVF.
- i) If the bit shifted into E is '1', then EA \neq B, because EA consists of a '1' followed by $n-1$ bits, while 'B' consists of only $(n-1)$ bits.
- In this case, 'B' must be subtracted from EA & '1' inserted into Q_n .
- The carry from this addition is not transferred to 'E' if we want E to remain a 1.
- ii) If the bit shifted in E is '0', the divisor is subtracted by adding 2's comp. value in the carry is transferred into E.
- If $E=1$, then $Q_n=1$



Floating point Arithmetic Operations:

→ The floating pt no's are specified by an `real` declaration statement

→ Fixed pt no's are .. " .. Integer .. "

statement

→ Arithmetic operations with floating pt no's are more complicated than fixed pt no'

→ Adding (or subtracting) two no's requires first

an alignment of the radix pt. Since the exponent parts must be made equal before adding (or subtracting) the mantissas.

→ The alignment is done by shifting one mantissa while pts

exponent is adjusted until it is equal to the other exponent. Consider the sum of the following floating pt no's

$$.5372400 \times 10^2 + .1580000 \times 10^1$$

→ Pre alignment when the exponents are equal, mantissas are added.

$$\begin{array}{r} .5372400 \times 10^2 \\ .0001580 \times 10^1 \\ \hline .5373980 \times 10^2 \end{array}$$

→ When two normalized mantissas are added, the sum may contain an overflow digit.

Contain an overflow digit.
→ A floating pt no has a '0' in the most significant position of the mantissa is said to be underflow.

→ Floating pt multiplication & division don't require an alignment of the mantissas. The product can be formed by multiplying the two mantissas and adding the exponents.

→ Division is accomplished by dividing the mantissas and subtracting the exponents.

→ There are 4 ways to represent the excess exponents.

1) signed-magnitude

2) " 1's comp..

3) " 2's "

4) Biased exponent

→ The bias is a no' that is added to each exponent as the floating pt no' is formed.

EIN - Exponent range from -50 to 49 ($e+50$)
0 to 99

* Register Configuration:-

- There are 3 reg. BR, AC, QR. Each reg is subdivided into 2 parts
- The mantissa part is represented with the help of upper case letter symbol.
- Exponent is represented with the lower case letter symbol.




Fig: Reg for floating pt. arithmetic operation

- Floating pt no' has a mantissa in signed magnitude representation & a biased exponent.
- AC has a mantissa whose sign is in A_s , mag. is in A . Exponent is stored in to a reg represented by lower case letter 'a'.

Addition & Subtraction:


→ During addition (or subtraction), the two floating pt. operands are in AC & BR. The sum (or difference) is formed in the AC. The algorithm is divided into 4 parts.

- 1) check for zeros
- 2) Align the mantissas
- 3) Add (or) Subtract the mantissas
- 4) Normalize the result

If the MSB of floating point number is non-zero, it is called normalization

→ A floating pt no' that is zero can be normalized

Add (or) subtract



- If BR is equal to zero, the operation is terminated, the value in the AC is the result. If AC is equal to zero, we transfer the contents of BR into AC and also complement its sign if the no's are to be subtracted. If neither no' is equal to zero, we proceed to align the mantissas.
- mag.. comparator compares the exponents. If two exponent are equal, perform arithmetic operation.
- If exponents are not equal, the mantissas having the smaller exp. is shifted to the right and its exponent incremented. This process is repeated until the two exponents are equal.
- The addition or sub. of two mantissas are identical to the fixedpt .. the mag.. part is added on subtracted depending on the operation and the signs of the two mantissas.
- If an OF occurs when the mag.. are added, it is transferred into E FF. If E=1, the bit is transferred into A1, and all other bits of A are shifted right.
- The exponent must be incremented to maintain the correct no'. No OF can occur bcoz the original mantissa had was not shifted during the alignment was already in a normalized form.
- If the mag.. will subtracted, the result may be zero, or may have an underflow. If the mantissa is zero,

the entire floating pt no' in the AC is made zero. otherwise the mantissa must have at least one bit that is equal to 1.
→ The mantissa has an underflow of the most significant bit in position A_1 is 0. In that case, the mantissa is shifted left and the exponent decremented.
→ The bit in A_1 is checked again and the process is repeated until it is equal to 1. When $A_1 = 1$, the mantissa is normalized and the operation is completed.

Multiplication :-

→ The mul. of two floating pt no's requires that we multiply the mantissas & add the exponents. There is no comparison of exponents & alignment of mantissas.

→ The multiplication algorithm can be subdivided into 4 parts.

- 1) check for zeros
- 2) Add the exponents
- 3) multiply the mantissas
- 4) Normalize the product

→ The two operands are checked to determine if they contain a zero. If either operand is equal to zero, the product in the AC is set to zero and the operation is terminated.

If neither of the operand is equal to zero, the process continues with the exponent addition

→ The exponent of the multiplicand is in 'q' (12) and the adder is b/n exponents a and b.


It is necessary to transfer the exponents from q to a. Add the two exponents, and biased the sum into a.

→ Since both exponents are biased by the addition of a constant, the exponent sum will have double this bias.

→ The correct biased exponent for the product is obtained by subtracting the bias no. from the sum.

→ multiplication of mantissas which is same as that of fixed pt no's. Result is stored in A & Q reg. overflow can't occur during multiplication, so there is no need to check for it.

→ The product may have an underflow, the msb in A is checked. If it is 1, the product is already normalized. If it is 0, the mantissa in AQ is shifted left and the exponent decremented.



Division

- floating pt division requires that the exponents be subtracted and the mantissas divided. The mantissa division is done as in case of that of fixed pt nos.
- If dividend is greater than divisor divide or occult.
- To avoid this dividend is shifted to right & its exponent is increased by 1. It is referred to as dividend alignment.
- The division algorithm is subdivided into 5 parts.
 - I) check for zeros
 - II) Initialize reg's & evaluate the sign
 - III) Align the dividend
 - IV) Subtract the exponents.
 - V) Divide the mantissas.

- The two operands are checked for zero. If the divisor is zero, it indicates that divide by zero, which is an illegal operation. Operation is terminated.
- If the dividend in AC is zero, the quotient in QR is zero, and operation terminated.
- If the operands are not zero, determine the sign of the quotient & stored in Qs.


Division operation simply nothing but subtraction to check the value of C. If C=0, the dividend fraction is restored to its original value by adding the divisor.

→ If A>B, it is necessary to shift A once to right and then increment the dividend exponent.

→ Divisor exponent is subtracted from the dividend exponent. Both exponents were originally used, the subtraction operation gives the difference without the bias. The bias is then added and the result is then transferred into 'q'.

→ Divide the mantissas which is same as that of fixed pt no's.

→ Quotient is stored in Q & Remainder in A



Decimal Arithmetic Unit

- The use of a computer prepared data with decimal no's & received results in decimal form. A CPU with an ALU can perform arithmetic operations with binary data.
- To perform arithmetic operations with decimal data, it is necessary to convert the IP decimal no's to binary, to perform all calculations with binary no's, and convert the results into decimal.

→ A decimal arithmetic unit is a digital function that performs decimal operations. It can add or subtract decimal no's with the help of a's & 10's comp. of the subtrahend.


- The unit accepts coded decimal no's & generates results in binary form. A single stage decimal arithmetic unit consists of nine binary IP variables and 5 binary OLP variables. A min. of 4 bits required to represent each coded decimal digit. Each stage must have 5 IP's for the augend digit, 4 IP's for the addend digit, 4 IP's for the sum digit, and 1 for the OLP carry.
- The OLP's include 4 terminals for the sum digit, and 1 for the OLP carry.

π

→

?

BCD Adder



Binary sum

K	z ₈	z ₄	z ₂	z ₁
0	0	0	0	0
0	0	0	0	1
0	0	0	1	0
0	0	0	1	1
0	0	1	0	0
0	0	1	0	1
0	0	1	1	0
0	0	1	1	1
0	1	0	0	0
0	1	0	0	1

BCD sum

C	s ₈	s ₄	s ₂	s ₁
0	0	0	0	0
0	0	0	0	1
0	0	0	1	0
0	0	0	1	1
0	0	1	0	0
0	0	1	0	1
0	0	1	1	0
0	0	1	1	1
0	1	0	0	0
0	1	0	0	1

Decimal

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

10
11
12
13
14
15
16
17

11
12
13
14
15
16
17

12
13
14
15
16
17

13
14
15
16
17

14
15
16
17

15
16
17

16
17

17
18

18
19


19
20

20
21

- Apply two BCD digits to a 4-bit binary adder.
 The adder will form the sum in binary & produce
 result in the range of 0 to 19.
 → If the binary sum is less than 100,
 the corresponding BCD no' is identical to the binary
 sum. So no conversion is needed.
 → When the binary sum is greater than 100, we obtain a
 non valid BCD representation. The addition of binary 6 (0110)
 to the binary sum converts it to the correct BCD
 representation and also produces an old carry.

$$\rightarrow C = K + 2^8 \cdot 2_4 + 2^8 \cdot 2_2$$

BCD subtraction



- Above circuit can perform both addition & subtraction of two BCD no's.
 → The mode 'M' controls the operation of the unit. With $M=0$, the 'S' O/p's form the sum of A & B.
 → With $M=1$, the 'S' O/p's form the sum of A plus the complement of B. Applying 'S' to the C_i of the first stage

→ The OLP is A + 10's comp. of B, which
is equivalent to the subtraction operation, if the
Carry out of the last stage is discarded.

method I
Ex:- 9's comp. of BCD 0111, is computed by first
complementing each bit to obtain 1000

Adding binary 1010 & discarding carry, we obtain 0010

method II
add 0110 to 0111

$$\begin{array}{r} 0110 \\ 0111 \\ \hline 1101 \end{array}$$

Complement each bit 0010

Decimal Arithmetic Operations

Decimal Arithmetic Operation Symbols:

<u>Symbolic Designation</u>	<u>Description</u>
$A \leftarrow A + B$	Add decimal no's & result transferred to A
\bar{B}	9's comp. of B.
$A \leftarrow A + \bar{B} + 1$	Contents of A + 10's comp. B in result transferred to A.
$Q_L \leftarrow Q_L + 1$	Increment BCD no' in Q_L .
dshr A	Decimal Shift right reg A
dshl A	" " left "

→ for ex:- decimal 7860 in BCD


0111 1000 0110 0000 (7860)

dshr A 0000 0111 1000 0110 (0986)
0786


Addition & Subtraction

→ Decimal data can be added in 3 diff. ways

- 1) The parallel method uses a decimal arithmetic unit composed of many BCD adders. The sum is formed in parallel. It requires one operation.



- 2) Digit-Serial bit parallel method, the digits are applied to a single BCD adder serially, 4 coded bits are transferred in parallel.



→ The sum is formed by shifting the decimal nos through the BCD adder one at a time. The binary sum formed after 4 shifts must be corrected into a valid BCD digit. If the result is 79 add 6 to the binary sum and generating a carry for the next pair of digits.


A_3	A_2	A_1	A_0
0	1	0	0
1	0	0	1

result is 79 ; 1001
"6"

$$\begin{array}{r}
 1101 \\
 0110 \\
 \hline
 0011 \\
 \hline
 1001
 \end{array}$$


Reg's for decimal arithmetic multiplication

Ex division:



- There are 3 reg's. **A**, **B**, **Q** each having a corresponding sign FF **A_s**, **B_s**, **Q_s**.
- Reg's **A** & **B** have four more bits designated by **A_c**, **B_c**. The purpose of digit **A_c** is to accum

Circuit multiplication:



QUESTION 15

- Initially A & B are cleared & sc is set to a no. K equal to the no. of digits in the multiplicand.
- The low-order digit of the multiplier in QL is checked. If it is not equal to 0, the multiplicand in B is added to the partial product in A and QL is decremented. QL is checked again and the process is repeated until it is equal to 0.
- The multiplicand in B is added to the partial product a no. of times equal to the multiplier digit.
- The partial product & the multiplier are shifted once to the right. This places zero in Ac and transfers the next multiplier quotient into QL. The process is repeated K times to form a double length product in AQ.